

# Conversion: mesures sur les ADC

Laurent Royer



*Ecoles d'électronique analogique de l'IN2P3  
Fréjus, juin 2014*

# Sommaire

## Conversion: mesures sur les ADC 2<sup>ème</sup> partie: utilisation des ADC

1. Choisir un ADC
2. Evaluer un ADC
  - ✓ les principes de mesure
  - ✓ les cartes d'évaluation
  - ✓ la tenue aux radiations
3. Utiliser un ADC
  - ✓ la fluctuation de l'instant d'échantillonnage
  - ✓ la CEM
  - ✓ l'impédance d'entrée des ADC
4. Exemples d'utilisation d'ADC @ IN2P3
5. Perspectives



# 1. Choisir un ADC



# Les principaux fabricants d'ADC (1)

[AKM Semiconductor](#) {Audio ADCs/DAC IC Manufacturer}

[Analog Devices](#) {Analog-to-Digital Converters/Digital-to-Analog Converter ICs}

[Cirrus Logic](#) {Audio A/D and D/A converters, CODEC Manufacturer}

[Fairchild Semiconductor](#) {ADCs/DAC IC Manufacturer}

[Holtek Semiconductor Inc.](#) {DAC/ADC ICs}

[Intersil](#) {ADCs/DAC IC Manufacturer}

[Linear Technology](#) {ADCs/DAC IC Manufacturer}

[Maxim Integrated Products](#) {ADCs/DAC IC Manufacturer}

[Microchip](#) {Delta-Sigma/Dual Slope/Binary/BCD ADC ICs}

[National Semiconductor](#) {ADCs/DAC IC Manufacturer}

[NEC](#) {D/A Converter for Audio System}

[NJR Corporation](#) {ADC-DAC-V/F-F/V Converter ICs}

[Renesas Technology America, Inc](#) {D/A R2R, Multiplying, A/D Converter}

[Sony](#) {A/D Converter 1:2 De-Multiplex, TTL Output, Sample & Hold, D/A Converter}

[Thaler Corp.](#) {A/D Converter Manufacturer. ADC 18-26 bits}

[Texas Instruments 'TI'](#) {ADC-DAC-Voltage/Freq Converter IC Manufacturers}

[Wavefront Semiconductor](#) {48kHz 24-bit stereo audio ADC, low-cost 24-bit DAC IC Manufacturer}

[Wolfson Microelectronics](#)

{Mono, Multi-channel and Stereo ADCs}

[http://www.interfacebus.com/Analog\\_DAC.html](http://www.interfacebus.com/Analog_DAC.html)



# Les principaux fabricants d'ADC (2)

- ✓ Analog Devices: 604 références
  - ✓ [Precision and General purpose ADCs](#) ( $\leq 10$  MSPS) (310)
  - ✓ [High speed ADCs](#) ( $> 10$  MSPS) (294)

PRECISION AND GENERAL PURPOSE ADC FINDER							HIGH-SPEED ADC FINDER				
Resolution (Bits)	ADC Throughput Rate (SPS)						Resolution (Bits)	ADC Throughput Rate (MSPS)			
	<1k	1 - 100k	100 - 250k	250 - 450k	450k - 1M	1M - 10M		10 - 50	50 - 100	100 - 250	250+
18 - 24	✓	✓	✓	✓	✓	✓	$\geq 16$	✓	✓	✓	✓
14 - 17	✓	✓	✓	✓	✓	✓	14 - 15	✓	✓	✓	✓
8 - 13	✓	✓	✓	✓	✓	✓	12 - 13	✓	✓	✓	✓
							10 - 11	✓	✓	✓	✓
							$\leq 9$	✓	✓	✓	✓

SELECTION TABLE FOR 18 TO 24 BIT, 1 MSPS TO 10 MSPS												
Part #	Hardware	Resolution (Bits) (bit)	Throughput Rate (SPS)	# Channels	Full Power BW (Hz)	Vsupply Pos (min) (V)	Max Pos Supply (V)	Power Dissipation (W)	US Price 1000-4999 (\$ US)			
	0 Values ...	4 Values Selected	1M - 10M	0 Values Selec...	23.4 - 2G	1.22 - 12	1.7 - 16.5	142u - 4.05	0.95 - 833.21			
<input type="checkbox"/> AD7960	<input checked="" type="checkbox"/> IC	18	5 MSPS	1	28 MHz	4.75 V	5.25 V	21 mW	\$31.00			
<input type="checkbox"/> AD7986	<input type="checkbox"/> IC	18	2 MSPS	1	19 MHz	4.75 V	5.25 V	29 mW	\$29.95			
<input type="checkbox"/> AD7984	<input checked="" type="checkbox"/> IC	18	1.33 MSPS	1	-	2.375 V	2.625 V	14 mW	\$28.29			
<input type="checkbox"/> AD7982	<input checked="" type="checkbox"/> IC	18	1 MSPS	1	10 MHz	2.375 V	2.625 V	8.6 mW	\$23.28			
<input type="checkbox"/> AD7643	<input type="checkbox"/> IC	18	1.25 MSPS	1	50 MHz	2.3 V	3.6 V	80 mW	\$19.50			
<input type="checkbox"/> AD7641	<input type="checkbox"/> IC	18	2 MSPS	1	50 MHz	2.5 V	2.5 V	92 mW	\$29.33			
<input type="checkbox"/> AD7760	<input type="checkbox"/> IC	24	2.5 MSPS	1	1.35 MHz	4.75 V	5.25 V	958 mW	\$24.90			

## ADDITIONAL RESOURCES

### Application Notes

- Frequency Domain Response of Switched-Capacitor ADCs (pdf)
- How ADIsimADC Models an ADC (pdf)
- Understanding High Speed ADC Testing and Evaluation (pdf)
- VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual (pdf)

### Circuit Notes

- Using the AD8376 VGA to Drive Wide Bandwidth ADCs for High IF AC-Coupled Applications (CN0002)
- Interfacing the ADL5534 Dual IF Gain Block To The AD9640 High Speed ADC (CN0049)
- Driving the AD9233/9246/9254 ADCs in AC-Coupled Baseband Applications (CN0051)
- Interfacing the ADL5382 Quadrature I/Q Demodulator to the AD9262 16-Bit Continuous Time Sigma-Delta ADC as an RF-to-Bits Solution (CN0062)
- Low Noise, Low Distortion Single-Ended Input Drive Circuit for Differential Input IF Sampling ADCs (CN0171)
- High Performance, 16-Bit, 250 MSPS Wideband Receiver with Antialiasing Filter (CN0227)

### Mini Tutorials

- MT-003: Understand SINAD, ENOB, SNR, THD, THD + N, and SFDR so You Don't Get Lost in the Noise Floor (pdf)
- MT-004: The Good, the Bad, and the Ugly Aspects of ADC Input Noise– Is No Noise Good Noise? (pdf)
- MT-006: ADC Noise Figure – An Often Misunderstood and Misinterpreted Specification (pdf)
- MT-007: Aperture Time, Aperture Jitter, Aperture Delay Time – Removing the Confusion (pdf)
- MT-012: Intermodulation Distortion Considerations for ADCs (pdf)

### Seminars

- Data Conversion Handbook


### Technical Articles

- Analog-to-Digital Converter Clock Optimization: A Test Engineering Perspective
- Redefining the Role of ADCs in Wireless (pdf)
- Understanding AC Behaviors of High Speed ADCs (pdf)

### Webcasts

- Converter Simulation – Beyond the Eval Board

<http://designtools.analog.com/dtSimADCWeb/dtSimADCMain.aspx>



**Design Tools: ADIsimADC™** [Full Feature Version](#)

Home > Design Center > Design Tools [Instructions](#) | [Glossary](#) | [Parametric Search](#) | [Request New Model](#) | [Submit Feedback](#) | [Print Results](#)

**AD9216** [Product Page](#) [Data Sheets](#) Powered by National Instruments LabVIEW

**STEP 1: Select an ADC Part**  
 Select from Available (Modeled) Parts  
 [Dropdown menu]  
 -- OR --  
 Perform a Part Search  
 Encode Rate: 10 MSPS  
 (optional)  
 # of Bits: 8  
 SNR: 40 dB  
 SFDR: 40 dB  
 [Generate Suggested Parts List]  
**Suggested Parts (Best Fit)**  
 10 Bit, 105MSPS, AD9216-105, Dual

**STEP 2: Enter Operating Conditions**  
 FFT Type: Single Tone  
 Amplitude: -0.5 dBFS output  
 Frequency: 1.1 MHz  
 Encode Rate: 10 MSPS  
 Encode Jitter: 0.06 pSec

**STEP 3: Run Model**  
 [Perform FFT]

**Amplitude vs. Frequency**

**Results:**

SNR:	58.02 dB	Fund:	-0.50 dBFS	Worst Other:	-81.84 dBc
SFDR:	77.17 dBc	2nd:	-94.14 dBc	Noise Floor:	-94.64 dBc
SINAD:	57.96 dBc	3rd:	-77.17 dBc		
THD:	76.34 dBc	4th:	-85.36 dBc		
ENOB:	9.33 Bits	5th:	-94.14 dBc		

**Log:**  
 No Messages



# Exemples

ADC 24 bits, 10Hz :AD7780



ADC 8 bits, 500MS/s AD9484

✓ National Semiconductor → Ti depuis 2011

## Products for Analog to Digital Converter

Ti delivers a broad portfolio of high-speed and precision analog-to-digital converters (ADC). Products range from 12-bit to 18-bit SAR ADC, 16-bit to 24-bit delta-sigma ADC, and 10-bit to 16-bit pipeline ADC. TI's A/D converter portfolio targets a wide variety of applications for communications, industrial, consumer and many more.

### View New Products

**ADC16DX370** : Dual 16-bit 370 MSPS ADC, 7.4 Gbps JESD204B Outputs

**DDC1128** : 128-Channel, Current-Input Analog-to-Digital Converter

**AFE1256** : 256-Channel Analog Front-End for Flat-Panel Digital X-ray Detector

### Technical Documents

- Understanding Low-Amplitude Behavior of 11-bit ADCs (sboa133.HTM, 8 KB)  
22 Oct 2011 [Abstract](#)

- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B) (sbaa147b.HTM, 8 KB)  
09 Oct 2011 [Abstract](#)

Browse Other Products
 Send Email
 Download
 Save Settings

Add/Hide Parameters

Total Parts: 774

Matching Parts: 7

Reset

Status	SubFamily	Resolution (Bits)	Sample Rate (max) (SPS)	# Input Channels	INL (Max) (+/-LSB)	SNR (dB)	SFDR (dB)	Power Consumption (Typ) (mW)	Interface	Architecture	Analog Voltage (Min)
<input type="checkbox"/> ACTIVE <input type="checkbox"/> PREVIEW	<input type="checkbox"/> Current Input ADC <input type="checkbox"/> High Speed ADC (>10MSPS) <input type="checkbox"/> High Speed ADC (>=1GSPS) <input type="checkbox"/> Isolated ADC <input checked="" type="checkbox"/> Precision ADC (<=10MSPS)	<input type="text" value="24"/> <input type="text" value="24"/> <input type="text" value="4.5"/> <input type="text" value="24"/>	<input type="text" value="999"/> <input type="text" value="5,000,000,000"/> <input type="text" value="73"/> <input type="text" value="100"/>	<input type="text" value="256"/> <input type="text" value="256"/> <input type="text" value="1"/> <input type="text" value="1"/>	<input type="text" value="10"/> <input type="text" value="10"/> <input type="text" value="0.09"/> <input type="text" value="0.09"/>	<input type="text" value="111"/> <input type="text" value="111"/> <input type="text" value="42.7"/> <input type="text" value="42.7"/>	<input type="text" value="98"/> <input type="text" value="98"/> <input type="text" value="42"/> <input type="text" value="42"/>	<input type="text" value="4,400"/> <input type="text" value="4,400"/> <input type="text" value="0.21"/> <input type="text" value="0.21"/>	<input type="checkbox"/> Byte-Wide <input type="checkbox"/> CMOS <input type="checkbox"/> DDR LVDS <input type="checkbox"/> JESD204A <input type="checkbox"/> JESD204B <input type="checkbox"/> Microwire (Serial I/O) <input type="checkbox"/> Parallel CMOS <input type="checkbox"/> Parallel LVDS <input type="checkbox"/> QSPI <input type="checkbox"/> Serdes <input type="checkbox"/> Serial	<input type="checkbox"/> Continuous-Time Delta Sigma <input checked="" type="checkbox"/> Delta-Sigma <input type="checkbox"/> Digital Filter <input type="checkbox"/> Dual-Slope <input type="checkbox"/> Flash <input type="checkbox"/> Folding Interpolating <input type="checkbox"/> Hybrid Pipeline-SAR <input type="checkbox"/> Modulator <input type="checkbox"/> Pipeline <input type="checkbox"/> SAR <input type="checkbox"/> String <input type="checkbox"/> Two-Step	<input type="text" value="5.5"/> <input type="text" value="5.5"/> <input type="text" value="2.7"/> <input type="text" value="0"/>

Compare Parts

<input type="checkbox"/> <b>ADS1216</b> - 24-Bit Analog-to-Digital Converter	ACTIVE	Precision ADC (<=10MSPS)	24	780SPS	8	-	-	-	0.6	Serial SPI	Delta-Sigma	2.7
<input type="checkbox"/> <b>ADS1217</b> - 8-Channel, 24-Bit Analog-To-Digital Converter	ACTIVE	Precision ADC (<=10MSPS)	24	780SPS	8	-	-	-	0.8	Serial SPI	Delta-Sigma	2.7
<input type="checkbox"/> <b>ADS1218</b> - 24-Bit, 780 SPS ADC w/FLASH Memory, 8 CH, Vref, Buffer, 2 IDACs, Serial Out,	ACTIVE	Precision ADC (<=10MSPS)	24	780SPS	8	-	-	-	0.8	Serial SPI	Delta-Sigma	2.7

# Les principaux fabricants d'ADC (5)

- ✓ Maxim Integrated Products: 563 références (433 en 2009)
  - ✓ [Display-Oriented ADCs](#) (33)
  - ✓ [High-Speed ADCs \(> 5MSPS\)](#) (73)
  - ✓ [Precision ADCs \(≤ 5MSPS\)](#) (457): 8 à 24 bits (16 bits max en 2009)

High-Speed ADCs (> 5MSPS)

Hide Controls

Total Parts: 73

Current Selections:

Parametric Selection Controls:

Input Chan.	Resolution (bits)	Sample Rate (MSPS)	AC Specs (MHz)	SFDR (dBc)	ENOB (bits)	SINAD (dB)	SNR (dB)	THD (dB)	DNL (±LSB)	INL (±LSB)	Full Pwr. BW (MHz)	ICC (mA)	Data Bus Interface	Industry Qualified	Package/Pins	Budgetary Price
1	6	2200	1600	93	11.4	77.4	79.2	-44.5	1	3	2800	1375	μP/10	Automotive - AECQ100	CTBGA/144	\$50.03 @1k

Hidden Columns: 9 (Default)

Compare: All (checked), None

Sort by: Part Number (Default = Newest First)

## Precision ADC Selection Table

Maxim's precision ADCs feature successive-approximation-register (SAR) and sigma-delta architectures. These precision ADCs deliver resolutions from 8 to 24 bits and a wide range of sampling rates, with single and multiple channels. Click a cell below to find a product that matches your design requirements.

Resolution Bits	< 10ksps	10ksps to < 100ksps	100ksps to < 200ksps	200ksps to < 500ksps	500ksps to < 1MSPS	1MSPS to 2MSPS	2MSPS and above
≤ 10							
12							
14-16							
18-24							



# Les principaux fabricants d'ADC (6)

- ❑ **Audio** ( $\leq 200\text{kS/s}$ ,  $\geq 16\text{bits}$ ):
  - ✓ [AKM Semiconductor](#)
  - ✓ [Cirrus Logic](#)
  - ✓ [Holtek Semiconductor Inc.](#) {16 voies avec  $\mu$ -processeur et interface SPI ou USB}
  - ✓ [NEC](#)
  - ✓ [Wavefront Semiconductor](#) {48kHz 24-bit stéréo audio ADC}
  - ✓ [Wolfson Microelectronics](#) {ADCs/DAC IC Manufacturer}
  
- ❑ **Vidéo** ( $\geq 30\text{MS/s}$ , 8bits):
  - ✓ [Intronics Inc.](#)
  
- ❑ **Affichage**
  - ✓ [Intronics Inc.](#) (LCD/LED Display)
  - ✓ [NJR.](#) (LCD Display)
  - ✓ [Sony](#) {ADC 1:2 De-Multiplex, TTL Output, SampleHold, D/A Converter} → obsolète
  
- ❑ **Rad Hard**
  - ✓ [e2v](#) {10 bits – 2.2 GHz}
  - ✓ [ST micro.](#) (12/14 bits – 50/20 MS/s)
  
- ❑ **Autre**
  - ✓ [Thaler Corp.](#) {ADC à rampe 18-26 bits très lent }
  - ✓ [Intronics Inc.](#) (Flash, Pipeline,  $\Delta\Sigma$ , SAR)
  - ✓ [Intersil](#) {ADCs/DAC IC Manufacturer}
  - ✓ [Linear Technology](#)
    - ✓ Pipeline 16bits-160MS/s-1,45W
    - ✓ 16bits  $\Delta\Sigma$  avec interface I2C
  - ✓ [Microchip](#) { $\Delta\Sigma$ , SAR, Dual Slope/Binary/BCD ADC} pas grand choix



2. Evaluer un ADC:  
⇒ les principes de mesure

# Document de référence

IEEE Std 1241-2000

## IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters

### Contents

1. Overview .....	1
1.1 Scope .....	1
1.2 Analog-to-digital converter background .....	2
1.3 Guidance to the user .....	3
1.4 Manufacturer-supplied information .....	5
2. References .....	7
3. Definitions and symbols .....	7
3.1 Definitions .....	7
3.2 Symbols and acronyms .....	14
4. Test methods .....	18
4.1 General .....	18
4.2 Analog input .....	41
4.3 Static gain and offset .....	43
4.4 Linearity .....	44
4.5 Noise (total) .....	51
4.6 Step response parameters .....	63
4.7 Frequency response parameters .....	66
4.8 Differential gain and phase .....	71
4.9 Aperture effects .....	76
4.10 Digital logic signals .....	78
4.11 Pipeline delay .....	78
4.12 Out-of-range recovery .....	78
4.13 Word error rate .....	79
4.14 Differential input specifications .....	81
4.15 Comments on reference signals .....	82
4.16 Power supply parameters .....	83

Source: Norme IEEE [IEEE]

# Critical ADC parameters

Table 1—Critical ADC parameters

Typical applications	Critical ADC parameters	Performance issues
Audio	SINAD, THD	Power consumption. Crosstalk and gain matching.
Automatic control	Monotonicity Short-term settling, long-term stability	Transfer function. Crosstalk and gain matching. Temperature stability.
Digital oscilloscope/waveform recorder	SINAD, ENOB Bandwidth Out-of-range recovery Word error rate	SINAD for wide bandwidth amplitude resolution. Low thermal noise for repeatability. Bit error rate.
Geophysical	THD, SINAD, long-term stability	Millihertz response.
Image processing	DNL, INL, SINAD, ENOB Out-of-range recovery Full-scale step response	DNL for sharp-edge detection. High-resolution at switching rate. Recovery for blooming.
Radar and sonar	SINAD, IMD, ENOB SFDR Out-of-range recovery	SINAD and IMD for clutter cancellation and Doppler processing.
Spectrum analysis	SINAD, ENOB SFDR	SINAD and SFDR for high linear dynamic range measurements.
Spread spectrum communication	SINAD, IMD, ENOB SFDR, NPR Noise-to-distortion ratio	IMD for quantization of small signals in a strong interference environment. SFDR for spatial filtering. NPR for interchannel crosstalk.
Telecommunication personal communications	SINAD, NPR, SFDR, IMD Bit error rate Word error rate	Wide input bandwidth channel bank. Interchannel crosstalk. Compression. Power consumption.
Video	DNL, SINAD, SFDR, DG, DP	Differential gain and phase errors. Frequency response.
Wideband digital receivers SIGINT, ELINT, COMINT	SFDR, IMD SINAD	Linear dynamic range for detection of low-level signals in a strong interference environment. Sampling frequency.

COMINT = communications intelligence  
DNL = differential nonlinearity  
ENOB = effective number of bits  
ELINT = electronic intelligence  
NPR = noise power ratio  
INL = integral nonlinearity  
DG = differential gain error

SIGINT = signal intelligence  
SINAD = signal-to-noise and distortion ratio  
THD = total harmonic distortion  
IMD = intermodulation distortion  
SFDR = spurious free dynamic range  
DP = differential phase error

Source: Norme IEEE [IEEE]

# Bancs de test dynamique




Figure 3—Setup for sine wave testing


De la « pureté » fréquentielle du signal sinusoïdal d'entrée dépend la précision de la mesure.

Un filtrage sélectif sur la fréquence de test est généralement nécessaire → plusieurs filtres requis pour balayer une plage en fréquence.

Filtrage de l'horloge pour réduire le jitter.

Source: Norme IEEE [IEEE]

# Test par FFT




☹️ Sensible à la Synchronisation.  
☹️ Pas de paramètres Statistiques.

😊 Rapide  
😊 Application Industrielle.

Source: S.Bernard, LIRMM [BER]



# Régression sinusoidale (1)



## Principe :

- ✓ Signal d'entrée sinusoïdal ( $1.\sin(2\pi.F_{in}+\phi)$ ) → Signal « parfait »
- ✓ Estimer le signal sinusoïdal de la forme  $(A.\sin(2\pi.F_{in}+\phi)+M)$  vu à travers le convertisseur
- ✓ Les paramètres M, A donnent respectivement la valeur du gain et de l'offset du CAN sous test

☹ ~~Complexité~~

☹ ~~Temps de calcul~~

☹ ~~Peu utilisé~~

Fonction sous *sfit4* MATLAB:

→ estime l'erreur rms par rapport à sinusoïde idéale

→ estime l'ENOB =  $\log_2(2^{n\_bits}/(X.irms*\sqrt{12}))$

☺ Précision

Source: S.Bernard, LIRMM [BER]


# Régression sinusoidale (2)

Fonction sous **sfit4** MATLAB:


→ estime l'erreur rms par rapport à sinusoïde idéale

→ estime l'ENOB =  $\log_2(2^{n\_bits}/(X.\text{erms}*\text{sqrt}(12)))$

```
%SFIT4 IEEE-STD-1241  
Standard four parameter  
fit of a sine wave to  
measured data
```



**ENOB=10.5 @ 10.625MHz**



# Bancs de test statique




Figure 4—Setup for arbitrary signal testing

Variation lente du signal d'entrée par rapport à la fréquence d'horloge.

Signal arbitraire = signal rampe

Source: Norme IEEE [IEEE]

# Test avec un signal Rampe

- Temps de montée de la rampe  $\gg$  période de l'horloge
- $\Delta v$  entre chaque cout d'horloge de l'ADC  $\ll$  au pas de quantification (pour déterminer la DNL)

Ex: ADC 12bits @ 40MHz sur 1V  $\rightarrow \Delta v$  en 25ns  $\ll$  250 $\mu$ V

Avec  $\Delta v=100\mu$ V, durée de la rampe: 25ns \* 1V/100 $\mu$ V = 250 $\mu$ s

- Si possible, faire  $n$  mesures sur chaque palier pour réduire le bruit de  $\sqrt{n}$ .

#### 4.1.6.2.1 Comments on number of samples to be averaged per transition level for a given confidence level

The precision of the measured values of the code transition levels depends on the total number of histogram samples measured. Increasing the number of samples decreases the uncertainty while ramping the input. The larger the total, the lower the uncertainty. Nonlinearity of the ramp input signal would produce errors in the code transition levels. Noise on the ramp signal or the ADC under test will cause uncertainty in the measured code transition levels. Specifically, the uncertainty in LSBs due to noise in the estimate of a transition level is approximated by Equation (61).


$$\varepsilon \approx \sqrt{\frac{\sigma}{H}} \quad (61)$$

where

$\sigma$  is the standard deviation of the noise, in units of ideal code bin widths (LSBs),

$H$  is the average number of histogram samples received in each of the code bins that share the given transition level.


Source: Norme IEEE [IEEE]



# Test par histogramme

## ■ Principe :

- ✓ Signal d'entrée sinusoïdal ou linéaire (triangle, rampe)
- ✓ Construire l'histogramme expérimental = Fréquence d'apparition des codes de sortie
- ✓ Comparer cet histogramme avec l'histogramme idéal



Source: S.Bernard, LIRMM [BER]

# Test par histogramme

## ■ Principe :

- ✓ Signal d'entrée sinusoïdal ou linéaire (triangle, rampe)
- ✓ Construire l'histogramme expérimental = Fréquence d'apparition des codes de sortie
- ✓ Comparer cet histogramme avec l'histogramme idéal

☹ **Nombre d'échantillons**

☹ **Pas de paramètres Dyna.**


☺ **Précision**

☺ **Application Indus.**

Source: S.Bernard, LIRMM [BER]



# Test par histogramme




$$H(i) = \frac{\text{nbr d'apparition du code } i}{\text{nbr total d'échantillons}}$$

Source: S.Bernard, LIRMM [BER]

# Test par histogramme

## Test par histogramme




$$H(i) = \frac{\text{nbr d'apparition du code } i}{\text{nbr total d'échantillons}}$$

Source: S.Bernard, LIRMM [BER]

# Test par histogramme

## Test par histogramme



SOURCE: S. DEHAUD, LIRIMM [BER]

# Test par histogramme

## 4.1.6.2 Alternate code transition location method based on ramp histogram

In this approach, a histogram of code occurrences is generated in response to an input signal level which ramps linearly between the extremes of the full-scale range of the ADC. After a sufficiently large number of samples [determined from Equation (61)], the histogram of the output provides an accurate measure of the differential nonlinearity of the ADC. Integral nonlinearity can be directly computed by numerically integrating the differential nonlinearity data.

The input ramp should be generated synchronously with the sampling clock, by a high-resolution DAC or arbitrary waveform generator with suitable linearity. Absolute signal level measurements can be made at the terminal codes to compute offset and gain errors. The statistics of this process, as noted in the comments below, can be used to calculate how many hits per bin should be used to achieve a given confidence level based on the equivalent input noise level.

The location of the code transitions,  $T[k]$ , can be extracted by manipulating the data that is collected in a histogram test with a ramp input. The code transition levels are given by Equation (56)

$$T[k] = C + A \cdot H_c[k - 1] \quad \text{for } k = 1, 2, \dots, (2^N - 1) \quad (56)$$

where

$A$  is a gain factor,

$C$  is an offset factor,

# Test par histogramme

IEEE  
Std 1241-2000

IEEE STANDARD FOR TERMINOLOGY AND TEST METHODS

$H_c[j]$  is equal to  $\sum_{i=0}^j H[i]$ ,

$H[i]$  is the number of histogram samples received in code bin  $i$ ,

$S$  is equal to  $\sum_{i=0}^{2^N-1} H[i]$  = the total number of histogram samples.

The values of  $C$  and  $A$  can be computed directly from the collected data and the direct measurement of  $T[1]$  and  $T[2^N-1]$ . The expressions for  $A$  and  $C$  are given by Equation (57) and Equation (58).

$$A = \frac{(T[2^N - 1] - T[1])}{(S - H[2^N - 1] - H[0])} \quad (57)$$

$$C = T[1] - \left( \frac{H[0] \times (T[2^N - 1] - T[1])}{(S - H[2^N - 1] - H[0])} \right) \quad (58)$$


It should be noted that if code bins 0 and  $2^N-1$  are excluded (defined as having zero width) then the expressions reduce to Equation (59) and Equation (60).

$$A = \frac{(T[2^N - 1] - T[1])}{S} \quad (59)$$

$$C = T[1] \quad (60)$$

Source: Norme IEEE [IEEE]

# Test par histogramme




$$H^{\text{réf}}(i) = \frac{N_T}{\pi} \left( \arcsin \left[ \left( \frac{2i - 2^n}{2^n} \right) \cdot \frac{PE}{A_{\text{in}}} \right] - \arcsin \left[ \left( \frac{2i - 2^n - 2}{2^n} \right) \cdot \frac{PE}{A_{\text{in}}} \right] \right)$$

Source: S.Bernard, LIRMM [BER]



# Test par histogramme



Source: S.Bernard, LIRMM [BER]

# Autres bancs de test




Figure 5—Setup for pulse and step signal test!






Figure 8—(a) Block diagram of feedback loop (digital method); (b) Block diagram of feedback loop (analog method)

Locating code transitions using a feedback loop

# Mesure du Bruit

Méthode utilisée @ LPC-Clt:

- Mettre un signal fixe à l'entrée de l'ADC; filtrer très basse fréquence
- Acquérir les données en sortie de l'ADC
- Tracer l'histogramme de distribution des codes; déterminer la déviation standard
- Effectuer cette mesure pour différentes valeurs de tension d'entrée.
- Cette mesure de bruit peut être réalisée sur toute la gamme avec le test de la rampe et  $n$  mesures par paliers





Source: LPC-Clermont



2. Evaluer un ADC:  
⇒ des cartes d'évaluation

# Exemple de carte d'évaluation: AD



- ❑ 1 carte support de l'ADC à tester + 1 carte générique d'acquisition
- ❑ Logiciel d'analyse/affichage des données: VisualAnalog



VisualAnalog.exe





Figure 3. HSC-ADC-EVALC Components (Top View)

## ❑ Linear Technology: DC718B - QuickDAACS USB Controller for QuickEval-II Evaluation Kits




## ❑ Maxim: 68HC16 Module



# Banc de test dédié @ LPC Clermont

- ❑ Banc de test générique, piloter par PC/LabView via USB, avec:
  - ADC AD7684 différentiel, 16 bits, 100kS/s → ADC de référence
  - DAC 16 bits + FPGA +USB driver → signal d'entrée type « rampe »







2. Evaluer un ADC:  
⇒ tenue aux radiations

# Tenue aux radiations



- ❑ Les ADC en milieu radiatif sont sensibles:
  - à la dose ionisante:
    - ✓ dérive de la consommation en courant
    - ✓ dérive de la précision
    - ✓ du temps de conversion
    - ✓ de la référence de tension interne
    - ✓ ...
  - aux phénomènes de latch-up (SEL: Single Event Latch-up) si la technologie est CMOS (la plus répandue aujourd'hui) ou BiCMOS
  - aux SEU (Single Event Upset)
  - aux SET (Single Event Transient)
  - aux SEFI (Single Event Fonctional Interrupt)

Source: D.Danglan et F.Malou (CNES) [DAN]

# Tenue aux radiations: exemple de l'AD9042 (1)

□ ADC AD9042 12bits - 40MS/s utilisé pour les calorimètres électromagnétiques d'Atlas et CMS

- architecture pipeline
- technologie bipolaire XFCB 1.0 (eXtra Fast Complementary Bipolar).
- doit tenir à dose jusqu'à 300 krad pour Atlas et 1 Mrad pour CMS
- Définition avec Analog Devices du processus de test:



- 1 cycle = 21 semaines
- 32 ADC x 16 wafers = 512 ADC testés




Fig. 1. ADC process flow for CMS.

Source: P.Denes [CMS2]

## Tenue aux radiations: exemple de l'AD9042 (3)

### ☐ Mesure du gain

- ✓ Augmentation de la tension de référence avec la dose → baisse du gain ADC
- ✓ Utilisation possible d'une référence externe rad-hard et/ou correction off-line

$$10^{13} \text{p/cm}^2 \Leftrightarrow 1 \text{Mrad}$$




Fig. 7. Amplitude and voltage reference change during irradiation. The crosses indicate the measured value of the ADC voltage reference on the left-hand scale, and the triangles indicate the normalized change in amplitude for a 5 MHz full-scale sine wave on the right-hand scale.

Source: P.Denes [CMS2]

# Tenue aux radiations: exemple de l'AD9042 (4)




Fig. 5. Change in 5 MHz SNR for ADCs exposed to  $10^{12}$  p/cm<sup>2</sup> as a function of wafer number. The open squares represent the average of the ADCs irradiated, and the error bars the RMS.




Fig. 6. Change in 5 MHz SNR for all ADCs exposed to  $10^{12}$  p/cm<sup>2</sup>, i.e. a histogram of the data in Fig. 5.

$10^{13}$  p/cm<sup>2</sup>  $\Leftrightarrow$  1Mrad

SNR moyen mesuré de 63 dB contre 68 dB théorique

➤ système de test à améliorer

Source: P.Denes [CMS2]

## Tenue aux radiations: exemple de l'AD9042 (2)


### □ Mesure du SNR de l'ADC AD9042:

- le SNR de l'ADC est de 68 dB; le banc de test doit donc être très bas bruit:
  - ✓ signal d'entrée très bas bruit et très faibles harmoniques
    - générateur Rohde-Schwartz + filtre passe-bande
  - ✓ très faible jitter de l'horloge ( 4 ps rms: bruit équivalent de 1 LSB)
    - XO-400 crystal oscillator (Vectron International): jitter de 0.5 ps rms
    - 1:2 buffer MC10EP11 de On Semiconductor C. jitter de 0.2 ps rms
  - ✓ très bas bruit du PCB et système complet
    - PCB 4 couches: 1 plan de masse, 1 plan d'alim. divisé en 2 (analog & digital)
    - support de qualité
    - connectique SMA


Source: T.Liu et al. [SMU]

# Tenue aux radiations: exemple de l'AD9042 (5)

- ❑ Amélioration du dispositif de test de circuits :



(c) SNR @ 9.6MHz and -1dBFS





# Exemple d'ADC certifié « spatial »

## □ ADC AT84AS008 de e2v (ex ATMEL):

### ➤ Principales caractéristiques:

- ✓ 10 bits – 2.2GS/s – Techno. SiGe
- ✓ ENOB: 8bits@1.7GS/s, 7.7bits@2.2GS/s
- ✓ SNR: 51 dB à 2.2G/s
- ✓ 4,2W/±5V
- ✓ prix: 1300\$/1000 pièces

### ➤ Evaluation spatiale:

- ✓ évaluation performances entre -55/+125°C et Vcc min et Vcc max
- ✓ endurance 3000h à 125°C sur 20 pièces
- ✓ chocs mécaniques et thermiques, vibrations, cycles thermiques
- ✓ essais en radiations en dose cumulée jusqu'à 150krads à un débit de 50rad/h
- ✓ essais en radiations sous ions lourds: SEL, SEFI, SEU



Source: e2v [AT84] et D.Danglan/F.Malou (CNES) [DAN]




3. Utiliser un ADC:  
⇒ la fluctuation de l'instant d'échantillonnage

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Définitions

APERTURE (SAMPLING) DELAY: délai de temps entre la commande d'ouverture de l'interrupteur d'échantillonnage et son ouverture effective.


APERTURE JITTER: variation du Aperture delay d'un échantillon à un autre. Cette variation est vue en entrée comme un bruit.



Source: B.Brannon et A. Barlow (AD) [BRA] et J.Lecoq [LEC]

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Relation entre l'erreur d'instant d'échantillonnage et l'erreur de tension échantillonnée



Considérons un signal d'entrée  $v(t)$  sinusoïdal:

$$v(t) = A \sin(2\pi \cdot f \cdot t)$$

L'erreur de tension est la dérivée en temps:

$$\frac{dv}{dt} = A \cdot 2\pi \cdot f \cos(2\pi \cdot f \cdot t)$$

L'erreur est max pour  $\cos(2\pi f t) = 1$  soit  $t = 0$ :

$$\left. \frac{dv(0)}{dt} \right|_{MAX} = A \cdot 2\pi \cdot f$$

En posant  $dv = V_{ERR}$ , l'erreur de tension introduite par la variation de temps  $dt = t_a$  est donnée par (valeurs rms) :

$$V_{ERR} = A \cdot 2\pi \cdot f \cdot t_a$$

ou

$$t_a = \frac{V_{ERR}}{A \cdot 2\pi \cdot f}$$

- L'erreur augmente linéairement avec la fréquence du signal d'entrée.
- L'origine de la fluctuation en temps  $t_a$  est le bruit du signal d'horloge.

Source: B.Brannon et A. Barlow (AD) [BRA] et J.Lecoq [LEC]

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Détermination de l'erreur d'instant d'échantillonnage maximale acceptable pour un ADC

Soit un signal  $V_{in} = A \cdot \sin \omega t$  converti avec un ADC de résolution  $N$ .  
L'erreur maximale tolérable est:

$$V_{ERR}|_{\max} = \frac{2 \cdot A}{2^N}$$

$$t_a = \frac{V_{ERR}}{A \cdot 2\pi \cdot f}$$



$$t_a|_{\max} = \frac{V_{ERR}|_{\max}}{A \cdot 2\pi \cdot f} = \frac{1}{2^N \cdot \pi \cdot f}$$

Exemples !

L'audio:	20kHz, 16 bits.....	$\Delta t = 200$ ps
La vidéo:	100MHz, 8 bits .....	$\Delta t = 12$ ps
La Hi-Fi:	20kHz, 20 bits.....	$\Delta t = 12$ ps
NEW audio.....	24 bits.....	$\Delta t = 0,8$ ps
Oscillo.	2GHz, 8 bits.....	$\Delta t = 0,5$ ps

Source: B.Brannon et A. Barlow (AD) [BRA] et J.Lecoq [LEC]


# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Contribution de l'erreur d'instant d'échantillonnage sur le SNR

$$SNR = -20 \log \left[ \underbrace{(2\pi \cdot f \cdot t_a)^2}_{\text{contribution du jitter}} + \underbrace{\left(\frac{1 + \varepsilon}{2^N}\right)^2}_{\text{autres contributions (DNL, bruit quantification, bruit thermique...)}} \right]^{1/2}$$

contribution du jitter

autres contributions (DNL, bruit quantification, bruit thermique...)



SNR (dB) max. théorique pour un ADC à N bits (bruit de quantification):  
 $SNR = 6,02 \cdot N + 1,76$   
 soit 74 dB pour un ADC 12 bits

Limite théorique SNR ADC 12 bits

Figure 5. Signal-to-Noise Ratio Due to Aperture Jitter

Source: B.Brannon et A. Barlow (AD) [BRA]

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Détermination de $t_a$ à partir des mesure de SNR

$$SNR = -20 \log \left[ \underbrace{(2\pi \cdot f \cdot t_a)^2}_{\text{}} + \underbrace{\left(\frac{1+\varepsilon}{2^N}\right)^2}_{\text{}} \right]^{1/2}$$

La valeur de  $t_a$  peut être évaluée en effectuant 2 mesures de SNR.  
Avec  $f$  suffisamment bas:

$$SNR|_{low \cdot f} \approx -20 \log \left( \frac{1+\varepsilon}{2^N} \right)^2 \implies \varepsilon \approx 2^N \cdot 10^{\frac{-SNR}{20}} - 1$$

A haute fréquence on obtient:

$$t_a = \frac{\sqrt{\left( 10^{\frac{-SNR|_{high \cdot f}}{20}} - \left( \frac{1+\varepsilon}{2^N} \right)^2 \right)}{2\pi \cdot f}$$

Source: B.Brannon et A. Barlow (AD) [BRA]



## Exemple d'évaluation de $t_a$

- ADC AD9256, 14 bits à 125MS/s
- kit d'évaluation Analog Devices




Figure 2. Aperture Uncertainty Measurement Setup with AD9246 Customer Evaluation Board

A partir des 2 mesures on obtient:  $t_a = 197$  fs

Remarque: la valeur obtenue  $t_a$  est la somme quadratique des contributions du générateur et de l'ADC lui-même. Si la contribution du générateur est connue, on peut en déduire celle de l'ADC.




Figure 3. 2.3 MHz FFT




Figure 4. 201 MHz FFT

Source: B.Brannon et A. Barlow (AD) [BRA]

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Dégradation du SNR vs aperture jitter

- ❑ SNR (dB) max. théorique pour un ADC à N bits (bruit de quantification):  
 $SNR = 6,02 \cdot N + 1,76$  soit 49,9 dB pour un ADC 8 bits
- ❑ Dégradation du SNR vs *clock jitter*:


Allowable Clock Jitter (fs.)	Total SNR Due to Quantization Noise and Jitter (dB)
	$SNR = 10 \log \left( \frac{1}{\frac{1}{10^{10} SNR_J} + \frac{1}{10^{10} SNR_Q}} \right)$
142	48.5
259	48.2
354	47.8
447	47.4
541	46.9
640	46.4
747	45.8
862	45.2
989	44.5

Source: J.Catt (NS) [CATT]

# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Mise en œuvre de l'horloge

- ❑ Signal d'horloge sinusoïdal différentiel
  - recommandé pour ADC rapide
    - ✓ jitter réduit par rapport signal logique
    - ✓ utilisation de transformateur RF « balun » pour distribution de l'horloge
    - ✓ adaptation d'impédance interne



- ❑ Signal d'horloge logique différentiel
  - LVDS jusqu'à 1,5 GS/s ADC rapide (ADC081500 de NS)
  - adaptation d'impédance interne
  - routage sensible des signaux
  - attention au distribution d'horloge
  - utilisation de circuit dédié type AD9510 (jitter 350 fs)




Figure 8. Clock Distribution Chains

Table 1.

Gate Type	Jitter
FPGA <sup>1</sup>	33 to 50 ps
74LS00	4.94 ps
74HCT00	2.20 ps
74ACT00	0.99 ps
MC100EL16 (PECL)	0.70 ps
AD9510 Clock Synthesis and Distribution	0.22 ps
NBSG16 (Reduced Swing ECL)	0.20 ps

Source: B.Brannon et A. Barlow (AD) [BRA] & J.Catt (NS) [CATT]


# Fluctuation de l'instant d'échantillonnage (Aperture jitter)

## Mise en œuvre de l'horloge

- ❑ Exemple: ADC AT84AS008 de e2v (Atmel)
  - 10 bits – 2,2 GS/s
  - Extrait datasheet:

Typically, using a sinewave oscillator featuring  $-135$  dBc/Hz phase noise, at 20 KHz from carrier, a global jitter value (including ADC + generator) of less than 200 fs RMS has been measured. If clock signal frequency is at fixed rates, it is recommended to narrow band filter the signal to improve jitter performance.

Figure 8-5. Differential Clock Inputs (Ground Common Mode): Recommended



dBc: in telecommunications, this indicates the relative levels of noise or sideband peak power, compared to the carrier power.




Source: e2v [AT84]

# Chercher l'erreur ??

<https://indico.in2p3.fr/getFile.py/access?contribId=26&resId=0&materialId=slides&confId=9825>

## Dynamic specifications

- ▶ Dynamic performance of the ADC are determined from the FFT for an incoming sinus signal: 100KHz, 1MHz and 5MHz
- ▶ These results integrate all the limitations:
  - Reduce dynamic range
  - Spikes
  - Jitter (next slides)






# Chercher l'erreur ??


<https://indico.in2p3.fr/getFile.py/access?contribId=26&resId=0&materialId=slides&confId=9825>

## ENOB: Source & Solutions

- ▶ **Source** of ENOB reduction
  - ➔ **sampling clock jitter**
    - 1 to 10 ps jitter is needed to reach expectations
    - Simulation studies of 2<sup>nd</sup> prototype:
      - RMS jitter 30 ps or ±100 ps peak to peak
- ▶ **Solution:**
  - Modifying the architecture of the sampling pulse generator inside the chip



Theoretical limitations as a function of jitter



Present problem for jitter  
New jitter simulated



### 3. Utiliser un ADC: ⇒ la CEM



# Quelques notions de CEM

Quelques conseils d'un experts CEM: Alain Charoy AEMC en 2005


« **Méfions-nous à priori des data-sheets !...** »

- « Un **plan de masse** non fendu sous le convertisseur est souhaitable !  
(fente de 1cm  $\Rightarrow$  self  $\approx$  1nH ) »
- « Le bruit des ADC est minimal quand AGND, DGND, REF, COM, ... et capas de découplage de +Vcc et -V directement au plan 0V ! »
- « Pour permettre une conversion stable [...] alimenter la partie analogique via la partie numérique. »
- « Le timing d'un convertisseur rapide est essentiel: sur un signal à 10MHz, un jitter de 10 ps génère une erreur dynamique d'une amplitude supérieure au LSB d'un ADC 12 bits. »
- « La broche d'entrée d'un échantillonneur-bloqueur injecte des charges à chaque commutation. Pour une conversion à fréquence élevée, un amplificateur rapide et stable (tel un driver vidéo par ex.) est nécessaire. »
- « Limiter les capacités des sorties numériques (ajouter des résistances série  $\approx$  68 $\Omega$  ou un buffer « calme » pour réduire le « ground bounce »). Pour un convertisseur lent, une interface de sortie série est conseillée. »

Source: Charoix, AEMC [CHAR99] [CHAR05]

# PCB pour ADC rapides

- ❑ Recommandations plan alim et masse pour l'ADC AT84AS008 de e2v




## Board Layout Recommendations

It is necessary to ensure that all the lines at the input and output of the ADC are matched to within 2 mm.

As all data lines are differential, it is also necessary that each line of a differential pair is matched in length within 1 mm.

Figure 5-3 gives the layout rule used on RO4003 for differential signals.

Figure 5-3. 50Ω Matched Line on RO4003 Layout (Differential Signal)



Source: App. note e2v [e2v]

☐ Même soin de séparation et de découplage des alims à l'intérieur même des circuits intégrés

ADC AT84AS008

112 pins sur 148 pour alim !!

Figure 5-1. AT84AS008 Pinout of CBGA152 Package (Bottom View)





Table 5-1. AT84AS008-EB Pin Description

Symbol	Pin Number	Function
<b>Power Supplies</b>		
$V_{CC}$	K1, K2, J3, K3, B6, C6, A7, B7, C7, P8, Q8, R8	+5V analog supply
GND	B1, C1, D1, G1, M1, Q1, B2, C2, D2, E2, F2, G2, N2, P2, Q2, A3, B3, D3, E3, F3, G3, N3, P4, Q4, R4, A5, P5, Q5, P6, Q6, P7, Q7, R7, B9, B10, B11, R11, P12, A14, B14, C14, G14, K14, P14, Q14, R14, B15, Q15, B16, Q16	Analog ground
$V_{EE}$	H1, J1, L1, H2, J2, L2, M2, C3, H3, L3, M3, P3, Q3, R3, A4, B4, C4, B5, C5, A8, B8, C8, C9, P9, Q9, C10, Q10, R10	-5V analog supply
$V_{PLUSD}$	P10, C11, P11, Q11, A12, B12, C12, Q12, R12, D14, E14, F14, L14, M14, N14	Digital positive supply
$DV_{EE}$	A13, B13, C13, P13, Q13, R13, H14, J14	-5V or -2.2V digital supply

# Gestion des alimentations: le mauvais exemple

- ❑ ASIC: ADC à rampe
- ❑ Alim. analogique et numérique communes dans la puce
  - di/dt alim numérique → dv/dt alim. analogique → Codes de sorties erronés lors du changement d'états simultanés de plusieurs bits
  - Intérêt du compteur Gray (un seul changement d'état à la fois)



Source: J. LECOQ - LPC [LEC]

2E7→2E8


2EF→2F0

2F7→2F8

# Filtrage/découplage des alimentations: rappels

- ❑ Exemple recommandations de ST Micro.

Figure 14. Power supply filtering



The capacitors allow the AC signals to pass through them. The small value capacitors filter high frequency noise and the high value capacitors filter low frequency noise. Ceramic capacitors are generally available in small values (1pf to 0.1 µf) and small voltages 16V to 50V. It is recommended to place the ceramic capacitors close to the main supply pins ( $V_{DD}$  &  $V_{SS}$  and analog supply pins ( $V_{DDA}$  &  $V_{SSA}$ ). These filter the noise induced in the PCB tracks. Small capacitors can react fast to current surges and discharge quickly for fast current requirements. Tantalum capacitors can also be used along with ceramic capacitors.


High value capacitors (10uf to 100uf) which are generally electrolytic, you can use them to filter low frequency noise. It is recommended to put them near the power source. You can also filter high frequency noise using a ferrite inductance in series with the power supply. Ferrites cause low DC loss (negligible) unless the current is high. This is because the series resistance of the wire is very low. But for high frequency, the impedance offered is high.

Source: App. note ST [AN1636]

# Rappel: séparation des signaux analogiques et numériques

Analogique et numérique: une cohabitation difficile

Figure 22. Cross-talk between I/Os



Source: App. note ST [AN1636]





3. Utiliser un ADC:  
⇒ l'impédance d'entrée



# Temps de charge de la capa $C_{ADC}$

- L'impédance de sortie de la source se rajoute à l'impédance d'entrée de l'ADC:

$$\tau = (R_{ADC} + R_{AIN}) * C_{ADC}$$

- Grande  $R_{AIN}$  affecte THD



- Ex: AD7684 16 bits

- Précision 1 LSB/16 bits: 1/65536

→ précision atteinte à  $11 \tau$

- $R_{ADC} = 600 \Omega$ ,  $C_{ADC} = 30 \text{ pF}$


- $11 \times \tau = 200 \text{ ns}$



$AINx$  = analog input pin  
 $C_{ADC}$  = the hold capacitor of the ADC  
 Refer to datasheet for values for  $R_{ADC}$  and  $C_{ADC}$

Source: App. note ST [AN1636]

# Exemple de driver mal adapté




- Utilisation de l'ADC AD7684 pour numériser un signal délivré par un ASIC (mémoire analogique Made in LPC Clermont)
- Un driver interne à l'ASIC
- Pas de driver externe
- A la période nominale  $T=400\text{ns}$  le signal n'a pas le temps de s'établir

Source: F.Collange (LPC Clermont)




## 4. Quelques exemples d'utilisation d'ADC @ IN2P3

# FEE du calorimètre électromagnétique d'Atlas



## □ Calorimètre Electromagnétique.

- 200.000 Cellules
- 1600 Modules FEB
- 200 Modules ROD
- 120 Modules de Calibration




Source: G.Perrot - LAPP[PER]


# FEE du calorimètre électromagnétique d'Atlas

## ❑ Cartes Front-End du calorimètre à argon liquide d'Atlas (FEB)

- $\approx 200\,000$  voies  $\rightarrow$  128 voies par cartes
- dimensions:  $400 \times 500 \text{ mm}^2$  !!
- 1629 cartes produites
- Utilisation d'un ADC AD9042 par voie
- Mesures, sous irradiation, de la dérive de:
  - ✓ la consommation en courant
  - ✓ la précision
  - ✓ du temps de conversion
  - ✓ la référence de tension interne



Source: [Atlas\_Lar]



Carte FEB 128 voies


Source: T.Liu et al. [SMU]

**Figure 25.** The amplitude vs. time for the triangular pulse shape from the LAr calorimeter, overlaid with the bipolar-shaped and sampled pulse shape.



## CMS ELECTROMAGNETIC CALORIMETER

### FRONT-END ELECTRONIC CHAIN




Full custom Ctrl Chip (not shown)	Type of IC	Full custom ASIC	Commercial ADC	Full custom ASIC
DMILL	Process	UHF1X	XFCB	CHFET

**RAD HARD ELECTRONICS, Power dissipation: 1,2 W/channel**

 **10<sup>4</sup> Gy = 1 Mrad**

Source: P.Denes [CMS1] & P.Depasse [CMS2]

# FEE du preshower de LHCb (LPC Clermont)



Source: R. CORNAT - LPC -  
LECC Colmar - septembre 2002



## □ ADC AD9203 (Analog Devices):

- Architecture: pipeline, différentiel
- Resolution: 10 bits sur 1V différentiel
- Sampling rate: 40 MS/s
- Consommation: 74mW/3V





Figure 12. Typical INL Performance





Figure 13. Typical DNL Performance

Source: Analog Devices



## □ Schéma d'une voie front-end




Source: R. CORNAT - LPC -  
LECC Colmar - septembre 2002



# FEE du preshower de LHCb (LPC Clermont)

## □ Résultats de mesure d'une voie complète (VFE + FE)



Source: J. LECOQ - LPC




# Aperçu @ IN2P3

**Journées VLSI - FPGA - PCB de l'IN2P3**  
de mercredi 11 juin 2014 au vendredi 13 juin 2014  
à **CPPMarseille**

<https://indico.in2p3.fr/conferenceOtherViews.py?view=standard&confId=9825>

# Carte d'échantillonnage pour une application TEP en hadronthérapie

## Board functional diagram



in 2014

Magne Magali LPC Clermont

7

# The USB\_WaveCatcher board (V6)

Pulsers for reflectometry applications

1.5 GHz BW amplifier.




Board has to be powered by USB  
=> power consumption  $\leq 2.5W$

Reference clock:  
200MHz => 3.2GS/s

2008/2010

2 analog inputs.  
DC Coupled.

The autonomous test bench



The historical 2-Channel module



# Système d'acquisition pour caractérisation d'un imageur à multiplication électronique intra-pixel emCMOS


Remi Barbier, Timothée Brugière, David Chaize, Sylvain Ferriol, Cyrille Guérin, William Tromeur, Lionel Vagneron

## Projet dans le cadre d'une collaboration E2V / IPNL

E2V  
ESA

<http://www.e2v.com>

- Développement de matrices de nouveaux pixels avec multiplication électronique intra-pixel (emCMOS)




IPNL  
IBMG

- Conception du système d'acquisition
- ↓
- Validation et caractérisation du système
- ↓
- Caractérisation des matrices de nouveaux pixels sur banc optique

1. Situation et objectifs
2. Caractéristiques de la matrice de pixels
3. Caractéristiques du système d'acquisition
4. Détails partie électronique
5. **Présentation des cartes**
6. Mécanique
7. Informatique
8. Conclusion

## 5. Présentation des cartes





### ➤ Carte mère



# Exemple en physique nucléaire: FAZIA


FAZIA est un multidétecteur de nouvelle génération pour les particules chargées, prévu pour servir dans le domaine des collisions d'ions lourds autour et au-dessous de l'énergie de Fermi (10-100 MeV par nucléon).

## The FAZIA experiment







# Exemple en physique nucléaire: FAZIA




# Large Synoptic Survey Telescope (LSST)



- Large focal plane → 201 capteurs, 3,2 Gpixels, 64 cm plan focal
- 10  $\mu\text{m}$  pixels, 0.2 arc-sec/pixel
- Chaque image: équivalent 40 lunes pleines
- Une image complète du ciel en 3 nuits

Source: K.Gilmore [LSST1] & J.Oliver [LSST2]


# Large Synoptic Survey Telescope (LSST)



Source: K.Gilmore [LSST1] & J.Oliver [LSST2]



# Camera Electronics : Raft Electronic Board



**ASPIC** a pour fonction d'amplifier les signaux analogiques provenant des 16 sorties de chaque CCD

- CABAC** a pour fonction de fournir
- l'alimentation (OD) de l'étage de sortie du CCD les polarisations : RD, OG, GD/SC
  - Horloges "images" (parallel)
  - Horloges "registres" (serial)

16 sorties /CCD x 189 =

↳ **3024 voies d'électronique**




# Expérience radio: TREND


## INTRODUCTION TO THE TREND

- ✘ The aim of the Tianshan radio experiment for neutrino detection (TREND) is to build a large radio array to search for ultra high energy (UHE) neutrinos. The first results of TREND has already been announced (Astroparticle Physics, 2011, 34: 717-731).

- ✘ Distribution of TREND 50 Pods



- ✘ One pod




# THE SELF-TRIGGERING FRONT-END STATION(CONT.)

## DFADC Board:

- + Spartan 6 FPGA
- + 12bit 1Gbps ADC(2 chns)
- + 1Gb DDR2 RAM(2 Chips)
- + 2 optical Link(3.125Gbps)
- + USB host/peripheral Interf
- + ...




ADC1



-1.3dBFS 60MHz sine signal input

ADC2




-1.3dBFS 60MHz sine signal input



## 5. Perspectives: vers plus d'intégration ??

# LHC and ATLAS upgrade

## Possible upgrade timeline




Now

T. Kawamoto, TIPP2011, Chicago, USA

## Le High Luminosity LHC [2]


- ❑ Toutes les expériences auront besoins d'effectuer des mises à jours afin de s'adapter à la nouvelle luminosité et aux nouvelles fréquences de fonctionnement des trigger/DAQ






# Atlas Liquid Argon Calorimeter upgrade

## Upgrade phase I



## Upgrade phase II



## □ FEB (nouvelle version)

- Plus de pipeline analogique.
- Eventuellement pipeline numérique (solution de replis à la transmission totale des datas vers le ROD).
- ADC fonctionnant à la fréquence des BC (Commercial ? ou ?).
- **Multiplexage des ADC (4\*16bits-40 MHz ou 8\*16bits 20 Mhz) → 16 bits 160 MHz**
- Sérialisation et transmission optique vers ROD ( 3,2 Gbits/s)
- 32 ou 16 fibres optiques par FEB.
- Des tests sont en cours avec des HFBR-772 (12 fibres, 2,7 Gbits/s) et **un ADC du commerce (TI ADS 5272: 8 channels, 65 MSPS 12-bit ADC with multiplexed LVDS outputs) à Nevis (USA??).**

Source: G. Perrot – LAPP [PER]





# Atlas Liquid Argon Calorimeter upgrade

The development of high-precision fast ADCs for the LAr readout has been pursued for several years with future electronics upgrades (through Phase-II) in mind. The main challenge is to cover the full 16-bit dynamic range with one or more ADCs per channel. In any case, the low power requirement is essential; this has been the main purpose of the LAr custom ASIC R&D efforts and will continue to drive the design effort for the main readout of the calorimeter in Phase-II. This long-term development has given rise to the design of a fully operational multi-channel 12-bit device that could be used for the Phase-I trigger electronics upgrade with the potential for a significant reduction in power consumption. However, given the uncertainty and cost associated with a custom chip design, an extensive search has been conducted for a commercial off-the-shelf (COTS) option meeting the electrical and radiation requirements.

There are two custom ASIC developments, based on the IBM CMOS8RF (130 nm) technology, which has been chosen because of its established CERN procurement contract, its radiation tolerance for digital circuits, and its anticipated use for LHC upgrades, enabling sharing of experience and re-use of building blocks developed by others. The two ASIC approaches are at different stages of prototyping and are described below. A COTS option (the Texas Instruments ADS5272) has been also identified as candidate for the LTDB. A demonstrator LTDB is being designed with this ADC (see Appendix D).


The LAr Collaboration will make the final decision on the ADC for the LDTB when test results are available from the two ASIC ADCs and experience is obtained with the system implementation of the ADS5272. The schedule for this decision is discussed in Chapter 6.

**Table 10.** Specifications for the ADC. The ADC must have a serial output using either standard LVDS or SLVS technology. The ADC word must be either 12-bit or 16-bit in one frame, with a frame clock at 40 MHz and a bit clock at 480 MHz (12-bit case) or 640 MHz (16-bit case). The latency is the time between the first sample and the last bit out. The power consumption is given per ADC channel at 40 MSPS. For comparison, values for the COTS TI ADS5275 ADC are given in the third column.


Parameters	Requirement	ADS5272
Sampling rate	$\geq 40$ MSPS	40 MSPS
Dynamic range	12 bits	12 bits
Resolution (ENOB)	$\geq 11$	11.5
Differential Nonlinearity	$\leq 1$ lsb	0.3 lsb
Integral Nonlinearity	$\leq 1$ lsb	0.4 lsb
Latency	$\leq 200$ ns	162.5 ns
Power consumption	$\leq 145$ mW	113 mW

COTS TI ADS5272 ADC

## Test tenue aux radiations




(a)





(b)

**Figure 33.** (a) Current drawn by 2 TI ADS5272 test samples as a function of irradiation dose ( $^{60}\text{Co}$ ). (b) Results of SEE performed at two different 200 MeV high flux protons beam facilities (MGH and IUCF). Besides single bit-flips, both SEFI-A (reset signal recovered upsets) and SEFI-B (power-cycle recovered upsets) were detected during these tests. The increase of power consumption due to the absorbed dose follows the one observed during  $^{60}\text{Co}$  irradiation (dotted line).

# International Linear Collider (ILC)




# VFE electronics of Si-W Ecal



Source: M. Anduze – LRR

# VFE electronics of Si-W Ecal



## ❑ Requirements for ADC @ ILC


- **100 000 000 channels !!**
- **Ultra low power: 25 $\mu$ W/ch for the whole power-pulsed Very-Front-End electronics, including ADC**
- **Resolution of ADC:**
  - ✓ 10 bits if 3-gain shaping
  - ✓ 12 bits if 2-gain shaping
- **Compactness, electronics embedded in detector**

⇒ Intégration de l'ADC dans le VFE




# Upgrade du TilaCal d'Atlas

- ❑ Changement de la carte de lecture des PMT « 3-en-1 » vers « tout-en-un »
  - ASIC FATALIC4







# Trends in Front-End ASICs for Particle Physics

Gianluigi De Geronimo

Brookhaven National Laboratory

degeronimo@bnl.gov , +1(631)344-5336

TIPP - Amsterdam - June 2014

Source: [TIPP]

# Evolution of Front-End ASIC Design Groups

In order to contribute to future PP detectors  
FE ASIC groups need to:

- **grow (30-40%)**
- increase collaborations (know-how exchange)
- develop/acquire "**system-level FE ASIC designer**"
- develop/acquire "**high-density interconnects**"
- **align technologies**
- evolve and **coordinate R&D**

PP community needs to **contribute with 25-30%**

**Alternative? Pay companies (hundreds M\$)**

# Coordinating R&D

## R&D on enabling circuits/technologies

keep < 1W/cm<sup>2</sup>


- low-power ADCs
- low-power DSP (auto-calib., data red., program., ...)
- low-power high-speed communication (standards)
- low-power low-voltage analogs
- high dynamic range, waveform sampling
- high-density interconnects (2.5D, 3D - incl. sensors)
- cryogenic
- MAPS
- ...

When to exit/enter a technology ?

- exit too late may result in limited collaborations
- enter too early may result in waste of resources

Source: [TIPP]

# IC Designer in a "Collaboration"



Source: [TIPP]

# Références (1)

- [BRA] "Aperture Uncertainty and ADC System Performance", Brad Brannon et Allen Barlow, AN-501 Analog Devices 2006
- [DAN] L'actualité des Composants du CNES, n°26 – 2007, D.Danglan et F.Malou
- [AT84] Data sheet et Application Note AT84AS008 de e2v, <http://www.e2v.com>
- [CHAR99] Charoix, AEMC, Ecole d'électronique analogique de Cargèse 1999
- [CHAR05] Charoix, AEMC, Ecole de microélectronique de Porquerolles 2005
- [AN1636] AN1636: Understanding and minimising ADC conversion errors, ST-2003
- [LEC] Cours de J.Lecoq
- [CATT] "Clocking High-Speed A/D Converters", National Semiconductor, Application Note 1558, James Catt, January 2007
- [LAL] Rapport d'activités du LAL 2005-2007  
([http://electronique.lal.in2p3.fr/rapports/Rapport\\_2007/Rapport\\_2007.html](http://electronique.lal.in2p3.fr/rapports/Rapport_2007/Rapport_2007.html))
- [PER] G.Perrot, Electronique ATLAS LArg pour le SLHC, 13/03/2007  
([http://lappagenda.in2p3.fr/cdsagenda/askArchive.php?base=agenda&categ=a0728&id=a0728s9/moreinfo/Elec\\_Upgrade\\_SLHC\\_13mar07.ppt](http://lappagenda.in2p3.fr/cdsagenda/askArchive.php?base=agenda&categ=a0728&id=a0728s9/moreinfo/Elec_Upgrade_SLHC_13mar07.ppt))
- [SMU] The AD9042 Evaluation System, SMU-HEP-04-04, Tiankuan Liu, Benjamin Wakeland, Xiao Wu and Jingbo Ye, Physics Department, Southern Methodist University, Dallas, USA



## Références (2)

[LSST1] SLAC Program Review, Kirk Gilmore, Stanford/SLAC/KIPAC, June 7, 2006

[LSST2] LSST Camera Electronics, John Oliver, 21 août 2006

[CMS1] Pierre Depasse (IPN Lyon) IXth International Conference on Calorimetry In Particle Physics Calor 2000, Annecy, October 9-14  
([wwwlapp.in2p3.fr/Calor2000/Contributions/Electronics/pierre\\_depasse.PDF](http://wwwlapp.in2p3.fr/Calor2000/Contributions/Electronics/pierre_depasse.PDF))

[CMS2] "Radiation hardness evaluation of the AnalogDevices AD9042 ADC for use in the CMS electromagnetic calorimeter", P. Denes\*, B. Lev, R. Wixted, Nuclear Instruments and Methods in Physics Research A 417 (1998) 371—376

[BER] "Convertisseurs Analogique/Numérique & Convertisseurs Numérique/Analogique", Serge BERNARD, Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM)

[IEEE] "IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters", IEEE Std 1241-2000

[Atlas-Lar] "Atlas Liquid Argon Calorimeter Phase-I Upgrade Technical Design Report", ERN-LHCC-2013-017 / ATLAS-TDR-022, 02/12/2013

[TIPP] Trends in front-end ASICs for particle physics,  
<http://indico.cern.ch/event/192695/session/1/contribution/433>