

## Optique - état de l'art (futurs composants optiques)



Laurent Vivien



Centre for Nanoscience and Nanotechnology (C2N), CNRS UMR 9001,  
Université Paris Sud, Université Paris-Saclay, site d'Orsay, 91405 Orsay Cedex, France

<http://silicon-photonics.ief.u-psud.fr/>



Source of images: Intel, Google

# Outline

## ■ Motivation

- ✓ Photonics – integrated optics and optoelectronics
- ✓ Why do we want to use silicon for photonic applications?
- ✓ What are the main challenges?
- ✓ Is silicon a good material for optics applications?
- ✓ What are the markets?

## ■ Main building blocks in photonics

- ✓ Light propagation
- ✓ Optical modulation
- ✓ Light detection
- ✓ Light emission

## ■ Conclusion



FTTH



Optical  
telecommunications



Environment



Photonics




Free space  
communications

Data centers



Chemical/Biological sensors



Interconnects



Military

... among the « hot topics »

in photonics

Silicon Photonics

# The optical integration trends

## Photonic integration...



1958

Integrated Circuit  
Jack Kilby

1960



LASER

Theodore Maiman



2010

# Battle between Optics and Copper




Figure Courtesy of Mario Paniccia, Intel

Optics has progressively eliminated copper in the metro and long haul network in the last 20 years

# Global internet traffic



VIDEO, HD TV

File sharing

Internet traffic doubling every 18 months


Estimated trans-atlantic traffic in 2025: 400 Tbit/s

Source of images: Google




On-line games

E. Desurvire, J.Lightwave Technol., vol. 24, no. 12, (2006), "Capacity Demand...Next..."



- The current technologies can't scale to the increasing traffic in future.
- 3-4 digit energy saving is necessary, which means we need a new paradigm.

# Data centres



100 000+ x 10 Gbit/s servers in data centre

80% data centre traffic inside data centre (>1km)

50% of data centre power for cooling

# Cooling system !?

Facebook launches Arctic data centre





COURTESY: FACEBOOK





# Copper interconnects in IC


- Increase of integrated circuit complexity
  - ✓ Number of transistors
  - ✓ Frequency operation
  - ✓ Length and density of metallic interconnects



Source: ITRS and Intel



## Reverse scaling




Source: <http://semimd.com/>

R and C increase !


Metallic interconnects

Source: IBM



# To improve performances

Performance = Parallelism  $\times$  Frequency






- Need more cores, memories, switches
- More integration

- Cu interconnect limitations




48 Cores

Smaller, Faster, Cheaper



13



Intel

# The problems for the next generation of communication systems


- ✓ Attenuation of Cu vs propagation length
- ✓ Energy consumption
- ✓ Interconnect
- ✓ Frequency
  
- ✓ length (speed)
- ✓ bend radius,
- ✓ Weight
- ✓ Thickness (compactness)

Use photonics at the chip scale to:

- Increase the data transmission
- Reduce the power consumption

Convergence between electronics and photonics



- Increase the data processing




In data centers



## Silicon Photonic



analog  
Circuits



Source: Luxtera

# Optics vs microelectronics

<b>Microelectronics</b>	
<b>Building blocks</b>	Transistor
<b>Material</b>	Silicon
<b>Manufacturing technology</b>	CMOS


# Optics vs microelectronics

	<b>Microelectronics</b>	<b>Silicon Photonics</b>
<b>Building blocks</b>	Transistor	Laser, waveguides, photodetectors, modulator, microresonators, ...
<b>Material</b>	Silicon	Silicon-based III-V? Other?
<b>Manufacturing technology</b>	CMOS	CMOS <i>“compatible process”</i>

**Photonics is much more complex to integrate**

# Optical Interconnects




YOLE  
Développement



# Silicon for optics: Pro's and Cons



- Transparent in 1.3-1.6  $\mu\text{m}$  region
- Take advantage of CMOS platform
  - ✓ Mature technology
  - ✓ High production volume
- Low cost
- Silicon On Insulator (SOI) wafer
  - ✓ Natural optical waveguide
- High-index contrast ( $n_{\text{Si}}=3.5 - n_{\text{SiO}_2}=1.5$ )
  - ✓ Strong light confinement
    - Small footprint (450nm x 220nm)



# Outline


## ■ Motivation

## ■ Main building blocks in photonics

- ✓ Light propagation
  - Waveguides
  - Bends, splitters
  - Fiber coupler
- ✓ Optical modulation
- ✓ Light detection
- ✓ Light emission


## ■ Conclusion

# First approach: the simplified picture of ray-optics





$n_c > n_{\text{sub}} > n_0 \Rightarrow$  total reflexion

Interferences  $\Rightarrow$  a discret set of  $\beta$  is obtained  
 $\Rightarrow$  guided modes ( $n_{\text{eff}}$ )





$$\beta > \max\left(n_{\text{sub}} \frac{\omega}{c}, n_0 \frac{\omega}{c}\right)$$

# Substrates: Refractive index contrast




Source: PoliCom (POLitecnico Comunicazioni Ottiche Milano)


## SOI waveguides: the basic device



SOI wafer = Optical planar waveguide



# Higher refractive index contrast, smaller cores, tighter bends



*Downscaling of photonics*

Silica on silicon

Contrast  $\sim 0.01 - 0.1$




Mode diameter  $\sim 8 \mu\text{m}$

Bend radius  $\sim 5\text{mm}$


Size  $\sim 10\text{ cm}^2$

Source: Slide from Wim Bogaerts – Summer school 2011 St Andrews


# Strip waveguides: total loss (leakage and scattering)



150 nm x 150 nm SOI waveguide





$$\text{Total losses: } \alpha_{\text{total}} = \alpha_{\text{roughness}} + \alpha_{\text{leakage}}$$



Compromise between scattering and leakage losses





# Bends to turn the guided light




- Increase for narrower waveguides:
  - Weaker confinement: bend radiation
  - More sensitive to roughness
- Increase for smaller bend radii

Testing device:




# Beam splitter

## Star splitter





Compact structure ( $L \sim \mu\text{m}$ )



Source : G.Rasigade et al, optics letters 2010



## MultiMode interferometer



Interference conditions => depend of the optical path => depend of the wavelength  
 Spectral bandwidth: several tens nm

# Waveguide crossings !?

$\lambda = 1,55 \mu\text{m}$   
 $T \approx 93\%$   
crosstalk  $\approx 2\%$




Not so large optical crosstalk but ...

October 1, 2007 / Vol. 32, No. 19 / OPTICS LETTERS

## Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides

Wim Bogaerts,\* Pieter Dumon, Dries Van Thourhout, and Roel Baets

Ghent University - IMEC. Department of Information Technology. Photonics Research Group.




# Injection of light in/from an optical fiber: The problem to be solved

The waveguide  
mode mismatch


...

... and the light  
polarization issue.




# Injection of light in/from an optical fiber: the main approaches

## Butt-coupling






## Vertical-coupling



- ⌚ Alignment critical;
- ⌚ Need facet dicing/polishing;
- ⌚ Polarization-insensitive;
- ⌚ Large bandwidth;
- ⌚ Alignment tolerant;
- ⌚ Test in wafer scale (no facet dicing/polishing);
- ⌚ Polarization-sensitive;
- ⌚ Relatively small bandwidth;

# Passive photonic devices



# Outline



## ■ Motivation

## ■ Main building blocks in photonics


- ✓ Light propagation
- ✓ Optical modulation
  - Principle
  - Physical effect
  - Recent advances
- ✓ Light detection
- ✓ Light emission

## ■ Conclusion

# Optical modulation



# Optical modulation



## Electroabsorption

Absorption coefficient variation  
under an electric field




**Intensity modulation**

## Electrorefraction

Refractive index variation  
under an electric field

**Phase modulation**




interferometer

**Intensity modulation**

# Electro-refraction vs intensity variation

Electro-refraction effect



Refractive index variation



Effective index variation of the guided optical mode



Interferometers




Phase variation





Optical intensity variation


# Ring resonators



Phase modulator




Si waveguide



- Compact 😊
- Low insertion loss 😊
- Low power consumption 😊
- Temperature dependent 😐
- Limited spectral wavelength bandwidth 😞

## ■ Asymmetric MZI



## What are the EO effects?

✓ Thermal effect

Slow (few 10 kHz)

✓ Nonlinear effects:  
➤ Pockels effect  
➤ Kerr effect





✓ Plasma effect

# Electro-optic effect

Nonlinear Polarization:

$$\tilde{P}(t) = \chi^{(1)} \tilde{E}(t) + \chi^{(2)} \tilde{E}^2(t) + \chi^{(3)} \tilde{E}^3(t) + \dots$$

Simplistic model for an atom =



Induced Dipole

## Nonlinear Polarization:

$$\tilde{P}(t) = \chi^{(1)} \tilde{E}(t) + \cancel{\chi^{(2)} \tilde{E}^2(t)} - \chi^{(3)} \tilde{E}^3(t) + \dots$$

In silicon

✓ **Pockels effect:**

- Linear electro-

✓ Wavelength conversion

- Second Harmonic Generation (SHG)

✓ **Kerr effect:**

- Nonlinear electro-

✓ Wavelength conversion

- Four-wave mixing (FWM)

$$n = n_0 + I * n_2$$

$$n_2^{Si} \sim 10^{-14} \text{ cm}^2 / \text{W}$$

>>

$$n_2^{glass} \sim 10^{-16} \text{ cm}^2 / \text{W}$$

*Silicon is a centro-symmetric material !*



*Weak effect in silicon to be efficient for modulation*

## Nonlinear Polarization:

$$\tilde{P}(t) = \chi^{(1)} \tilde{E}(t) + \cancel{\chi^{(2)} \tilde{E}^2(t)} - \chi^{(3)} \tilde{E}^3(t) + \dots$$

✓ Pockels effect:  
layer  
➤ Linear electro-

Without straining  
layer  
With straining  
layer  
effect




Break the symmetry  
of silicon crystal



Strained silicon  
photonics

# How to strain silicon?

- Strain induced by a **straining overlayer**
- ✓ SOI waveguide



- Stress dependent

**General result:**

$\chi^{(2)}$  is proportional to the initial stress  $\sigma$  applied to the crystal

Thermal stress

Intrinsic Stress

Pockels effect is still weak in silicon. Progress has to be done!

(Usually) Small Contribution


➤ Epitaxial stress

(Usually) The main contribution!!!

conditions  
VD etc)


## □ Free carrier density variation in silicon

- Refractive index are modified by free-carrier concentration variations:
  - Plasma dispersion effect



Free electrons

Carrier concentration  
↑



Free holes


Soref et al IEEE JQE QE-23 (1), (1987).

What are the possibilities to obtain a free carrier concentration variation in silicon-based materials ?

- Carrier injection in pin diode under forward bias voltage
- Carrier accumulation in metal-oxide-semiconductor (MOS) capacitors
- Carrier depletion in a pin diode under reverse bias voltage

# Modulator based on carrier accumulation

- Intel (2004) : 1st optical modulator working at 1 GHz.




## Research lab now involved



- [1] A. Liu et al, « A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor », Nature, vol. 427, pp. 615-618 (2004).
- [2] L. Liao et al, « High speed silicon Mach-Zehnder modulator », Optics Express, vol. 13, pp. 3129-3135 (2005).

# Modulator based on carrier injection

- Cornell Univ : modulator based on carrier injection in a ring resonator





Research lab now involved :



- [1] Q. Xu et al, « Micrometer-scale silicon electro-optic modulator », Nature, vol. 435, pp-325-327 (2005).
- [2] L. Chen et al, « Integrated GHz silicon photonic interconnect with micrometer-scale modulators and detectors », Optics Express, vol. 17, pp.15248-15256 (2009).

# Modulator based on carrier depletion

- Intel : 1<sup>st</sup> modulator working up to 40 Gbit/s



Research lab now involved :



UNIVERSITY OF  
Southampton



Agency for  
Science, Technology  
and Research  
SINGAPORE



Massachusetts Institute  
of Technology




- [1] A. Liu et al, « High-speed optical modulation based on carrier depletion in a silicon waveguide », Optics Express, vol. 15, pp. 660-668 (2007).

# Optical modulators based on carrier depletion


## □ Phase shifters:

- PN diode
- Interleaved PN diode
- PIN diode
- PIPIN diode




## □ Interferometers

- Ring resonator
- Mach-Zehnder
- Photonic crystals




# Si optical modulators based on Plasma-dispersion effect




**Europe:** Univ. Paris Sud, CEA Leti, IMEC/Gent Univ., Univ. of Southampton, UPV, RWTH...

**Asia:** A\*Star, Petra, AIST, Chinese Academy of Sciences, Samsung Electronics, Tokyo Institute of Technology, Pekin Univ. ...

**North America:** Intel, IBM, Cornell, Luxtera, Lighthwire, Kotura, Oracle, MIT ...



# From the idea to the final device



# Silicon modulators

Short distance and high volume applications (electrical bottleneck)



Optical  
interconnects



Data-center

Main challenges:


- ✓ Follow the electronic technology
- ✓ Still reduce cost!

## 200 mm versus 300 mm

200mm wafer




300mm wafer



- ✓ High volume
- ✓ Sub-65nm CMOS node
- ✓ 193nm immersion photolithography
  - Sub-50nm resolution
- ✓ Wafer thickness uniformity
  - ✓ < ±5nm on 300-mm
  - ✓ ~ ±10nm on 200-mm
- ✓ Yield

# Silicon photonics on 300 mm platform

## Optical modulators



Interleaved pn diode


$$V_{\pi} L_{\pi} = 2.4 \text{ V.cm}$$

Insertion loss = 4 dB


-3dB cut-off frequency > 20 GHz

ER ~8 dB @ 40 Gbit/s

## Mach-Zehnder Interferometer



Length = 950 μm



# Silicon modulators

Short distance and high volume applications (electrical bottleneck)



Optical  
interconnects



Data-center

ITRS Roadmap: Optical interconnect

- (...) A large variety of CMOS compatible modulators have been proposed in the literature (...)
- “The primary challenges for optical interconnects at the present time are producing cost effective, low power components.”

## Main challenges:

- ✓ Follow the electronic technology
- ✓ Still reduce of cost!
- ✓ Driving voltage of modulator
- ✓ Power consumption

# Power consumption

Energy to charge the device

$$\text{Energy/bit} = 1/4 (CV_{\text{pp}})^2$$

Energy dissipation of photocurrent

$$\text{Energy/bit} = 1/B (I_{\text{ph}} V_{\text{bias}})$$

- Drive the modulator in push-pull configuration

## How do we reduce the power consumption ?


- ✓ Slow-wave device for reducing the length
- ✓ Ring Modulators

Targets : **~100 fJ/bit** for longer off-chip distances, **10's of fJ/bit** for dense off-chip connections and **a few fJ/bit** for global on-chip connections.

D. A. B. Miller, Proc. IEEE 97(7), 1166–1185 (2009).



# Power consumption

Mach Zehnder modulators  
 $\sim 3 \text{ pJ/bit}$



For emitters and short optical links:  
 $\sim 100 \text{ fJ/bit}$  down to  $\text{fJ/bit}$   
(D.A.B. Miller, Opt Exp. , 2012)

Ring resonator modulators  
 $\sim 0.5 \text{ pJ/bit}$



# Power consumption

Energy to charge the device

$$\text{Energy/bit} = 1/4 (CV_{pp})^2$$

Energy dissipation of photocurrent


$$\text{Energy/bit} = 1/B (I_{ph}V_{bias})$$

- Drive the modulator in push-pull mode
- Reduction of capacitance of depletion device
  - ✓ Slow-wave device for reducing the length
  - ✓ Ring Modulators
- Modulation efficiency (compactness)
  - ✓ Improve efficiency of Si modulator
  - ✓ MZM or EAM Hybrid modulator
  - ✓ Ge EAM modulators (QCSE or FK)

Targets : **~100 fJ/bit** for longer off-chip distances, **10's of fJ/bit** for dense off-chip connections and **a few fJ/bit** for global on-chip connections.

D. A. B. Miller, Proc. IEEE 97(7), 1166–1185 (2009).

# Electro-absorption modulator



- Absorption edge in QW structures is more abrupt than in bulk material
- $E_0$  depends on the quantum well thickness
  - Adjustment of the wavelength is possible

# Epitaxial growth by LEPECVD


- ✓ Growth of Ge/SiGe multiple quantum wells

## LEPECVD

Low energy plasma enhanced chemical vapor deposition



Low dislocation density  
- Best possible device performance




- ✓ Temperatures down to 400°C



L-NESS  
Como, Italy

L-NESS

# Electroabsorption modulator




**20 Ge/SiGe QW**




P. Chaisakul et al., Optics Express (2012).

# Static performance: optical transmission



# Energy consumption

$$R_s = R_n + R_p$$



Energy to charge the device

$$\text{Energy/bit} = 1/4 (CV_{pp})^2$$

Energy dissipation of photocurrent

$$\text{Energy/bit} = 1/B (I_{ph}V_{bias})$$


$$C \sim 62 \text{ fF} \rightarrow \text{Energy/bit} = \underline{\underline{70 \text{ fJ/bit}}}$$

(for a voltage swing of 1 V, 20 Gbps, 0.5 mW input power)

# Integrated circuits based on Ge/SiGe QW ?



Schematic description




The real scale

**Challenge: coupling the light from silicon to Ge/SiGe QW**





## **1<sup>st</sup> Option: Waveguide based on the graded buffer**

(The light is guided in the relaxed buffer layer).




**Challenge:** Use the relaxed  $\text{Si}_{1-y}\text{Ge}_y$  buffer layer as a low loss waveguide

- If  $y$  is too high => high propagation loss
- If  $y$  is too low => strong strains occur => dislocations

**Si<sub>0.16</sub>Ge<sub>0.84</sub> waveguide losses**

## Optical link on bulk Si, based on Ge/SiGe QW active devices and SiGe waveguide on graded buffer





P. Chaisakul et al,  
Nature Photonics 8, 482-488 (2014)


# Integration on SOI

## 2<sup>nd</sup> option: decrease the thickness of the buffer layer

Challenge: keeping homogeneous and high quality layers



*Fabrication is on-going*



**Ge/SiGe modulator integrated with SOI : estimated performance :**  
**Extinction ratio = 7.7 dB, loss = 4 dB**


M-S. Rouifed et al, IEEE JSTQE (2014)




# Evolution of Si-based modulators

Ring resonator modulator

Energy/bit  $\sim 0.7 \text{ pJ/bit}$



Strained modulator




Carrier depletion modulator MZi

Energy/bit  $\sim 5 \text{ pJ/bit}$



EA Ge/SiGe modulator  
energy/bit  $\sim 0.07 \text{ pJ/bit}$



Ultra low power consumption modulator  
energy/bit  $\sim \text{few fJ/bit}$

# Outline

## ■ Motivation

## ■ Main building blocks in photonics

- ✓ Light propagation
- ✓ Optical modulation
  - Principle
  - Physical effect
  - Recent advances
- ✓ Light detection
  - Ge photodiode
  - Avalanche PD
- ✓ Light emission

## ■ Conclusion

# Integrated photodetector on Si platform

## Specifications:

- ✓ High bandwidth ( $> 10\text{GHz}$ )
- ✓ High responsivity
- ✓ Compact
- ✓ Low power consumption
- ✓ Compatible with Si technology

# Integrated photodetector on Si platform

## Specifications:

- ✓ High bandwidth (> 10GHz)
- ✓ High responsivity
- ✓ Compact
- ✓ Low power consumption
- ✓ Compatible with Si technology

# Sensitivity

The sensitivity is defined as the minimal optical power which could be recorded for a given BER

$$P_{min} = \frac{1}{R} \frac{1+r}{1-r} Q \langle i_n^2 \rangle^{1/2}$$

Responsivity [A/W]

Noise current [A]

$r$ : Extinction ratio (depend on the modulation format)

$Q$ : Q-factor is given by the BER ( For a BER of  $1.10^{-12}$ ,  $Q \approx 7$ )

Objective: Reduce at the maximum  $P_{min}$   
→ Reduction of the noise current  
→ Increase the responsivity

# Responsivity and Noise

## RESPONSIVITY

### Absorption

- Absorption coefficient
  - Layer quality
- Diode geometry
- Integration

## NOISE

### Thermal noise

$$\langle i_{jn}^2 \rangle^{1/2} = \sqrt{\frac{4k_B T \Delta f}{R_{\text{éq}}}}$$


### Carrier collection

- Electric field
- Recombination








### Shot noise

$$\langle i_{sn}^2 \rangle^{1/2} = \sqrt{2q(I_{photo} + I_{obs})\Delta f}$$

# Material Choice



# Ge Photodetectors





**Europe:** Univ. Paris Sud, CEA-Léti, Stuttgart Univ., Roma Univ. ...


**Asia:** Tokyo Univ., A\*Star, Petra, AIST, Chinese Academy of Sciences, ...

**North America:** Intel, MIT, IBM, Cornell, Luxtera, Lighthwire, Kortura, Oracle ...


# Ge photodetector: optical coupling




Vertical coupling





Butt coupling



- ⇒ Short absorption length => Low capacitance
- ⇒ Light absorption is independent of Ge film thickness



## CARRIER COLLECTION EFFICIENCY




Disposition des contacts	Latérale	Verticale
<b>Avantages</b>	<i>Planar contacts</i>  $W_i$ define during the epitaxy (in-situ doping)	$W_i$ define par ion implantation
<b>drawbacks</b>	$W_i$ define during the epitaxy (in-situ doping)  <i>Ge etching</i> <i>Bottom contact</i>	


# Device Fabrication: Ge Growth

## ■ Two RPCVD steps to overcome lattice mismatch issue


Ge « Seed » layer  
400°C, 60s



400°C, 60s + 750°C, 180s




400°C, 60s + 750°C, 360s



## ■ Overgrowth of Ge



- To avoid faceting inside the cavity
- To reduce Threading Dislocation Density (TDD)



J.M. Hartmann et al., *J. Crystal Growth*, 274, 90-99 (2005)

# Device Fabrication: Ge Growth

- Post epitaxial thermal cycling to further reduce TDD in the Ge layer
- CMP step to remove protruded Ge
- SiO<sub>2</sub> encapsulation
- Ion implantation of Ge
  - ✓ N-type : Phosphorus
  - ✓ P-type : Boron
- Rapid Thermal Anneal





Y. Yamamoto et al., *Solid-State Electronics*, **60-1**, 2–6, (2011).

# Device Fabrication: Contact and Metal


- Oxide encapsulation
- Planarization
- Contact definition

- 0.4x0.4 $\mu\text{m}$  vias for metal filling (TiN/W)
- Ti/TiN/AlCu pad defined by etching

Lateral



RF electrodes



# Circuit level integration

Source	Modulator	Photodetector
<b>III-V on Si Hybrid laser</b>	<b>PN, PIN in Si</b>	<b>PIN Ge on Si</b>
	<b>Ion implantation in Si</b>	<b>Ion implantation in Ge</b>
	<b>Dopant activation for Si</b>	<b>Dopant activation for Ge</b>
	<b>Contacts on Si (silicide)</b>	<b>Contacts on Ge</b>


The full integration increases the fabrication complexity and the overall cost.

## Double Si/Ge/Si heterojunction



**Aim:** Use the same technological steps for modulators and detectors including doping, thermal annealing and contacts

# p-i-n Si/Ge/Si Photodetector



$\mathcal{R} \sim 1.1 \text{ A/W} @ 1550\text{nm}$

Dark current < nA @ -1V


Bandwidth 18GHz @ -1V

30GHz @ -2V

# Outline

## How to improve the sensitivity of the receivers?

# Sensitivity of photodetectors




**How to increase the sensitivity?**

- $\lambda$  Multiplexing
  - $40\text{Gbits/s} = 4 * 10\text{Gbits/s}$
- Reduction of the TIA noise
- Increase the responsivity



**Avalanche PD**

# Avalanche behaviour



$\alpha$ : Ionization coefficient of electrons  
 $\beta$  : Ionization coefficient of holes

$$k = \frac{\beta}{\alpha} \text{ or } k = \frac{\alpha}{\beta}$$

At given multiplication region width:




- $M_{Ge} > M_{Si}$
- $V_{b-Ge} < V_{b-Si}$

**Shot noise**

$$\langle i_{sn}^2 \rangle^{1/2} = \sqrt{2q[(I_{photo} + I_{obs,m})M^2 F + I_{obs,nm}] \Delta f}$$

**Excess noise factor F** is defined as the ratio of the Gain variance on the mean square gain value

$$F(M) = \frac{\langle M^2 \rangle}{\langle M \rangle^2} = kM + (2 - 1/M)(1 - k)$$



**Ge in avalanche mode:**

- High Gain
- Low voltage

**BUT**



- High multiplication noise

## First Approach:

### ■ Separate Absorption, Charge and Multiplication(SACM) APD

- ✓ Ge for ab
- ✓ Si for mul

**Low multipl**  
**High Gain-E**



### ■ Critical par

- ✓ The char

  - Thickness
  - Doping

In-situ epitaxy and doping

→ Uniform doping in the charge layer

→ Good doping level and thickness controls




### High performances

- Very high Gain – Bandewidth product
- Low multiplication noise

### BUT

- Complexe integration
- High reverse bias voltage



- Gain – Bandewidth product:  
~ 560GHz
- Avalanche voltage:  
~ 11V

# APDs receivers: Reduction of the noise by dead space


**Dead space:** Minimum distance to induce ionization of carriers

$$D = E_{th}/qE$$

$$d = \frac{E_{th}}{qE}$$

## Reduction of $W_i$

- Dead space is not negligible  
 $d/W_i \sim 0.1$
- Reduction of the Excess Noise factor  $F(M) = \frac{\langle M^2 \rangle}{\langle M \rangle^2}$




**p-i-n avalanche photodiode: moderated gain and noise using « dead space » effect in Ge**

In Germanium:  $d \sim 28 - 42\text{nm}$  for  $E \sim 300 - 200 \text{ kV/cm}$

$d/W_i \sim 0.1 \rightarrow W_i < 500\text{nm}$


## Sensitivity of p-i-n APD

Sensitivity at 10Gbits/s for a BER=1.10<sup>-12</sup> and  
a TIA noise of 15pA/Hz<sup>1/2</sup>





- Even for  $k=1$  (the noisiest case) the sensitivity is improved
- The higher  $k$  factor, the lower optimal gain

# P-i-n APD receivers




- Classical p-i-n photodiode
  - Robust and reliable design
  - « Simple » Fabrication
  - Low dark current

## DC characteristics




Wavelength:  $1.55\mu\text{m}$



High gain achieved

- over 140 for -37.5dBm optical power coupled to the photodiode



## RF characteristics




# Eye diagrams without TIA

10Gbit/s @ 0V (M=1)


10Gbit/s @ -2V (M=1)



10Gbit/s @ -2V (M=1)




10Gbit




Pin (dBm)	M=1			@-7V		
	Q	BER	E.R. (dB)	M	Q	BER
-4.26	8.12	2.42e-16	11.59			
-11.25	4.2	1.31e-5	4.72	10	8.13	2.21e-16
-14.56				11	7.06	8.11e-13
-23				15	6.94	1.9e-12
-26				20	5.09	1.8e-7

(M=10)



## 10Gbit/s eye diagram without TIA



Coupled optical power into Ge diode: -11.25dBm


$Q = 4,2$



$Q = 8,13$

$$F_{-11.25\text{dBm}} = \sigma(M=10) / \sigma(M=1) = 5.24$$

Reduction of the noise  
using « dead space » effect



# Outline

## ■ Motivation

## ■ Main building blocks in photonics

- ✓ Light propagation
- ✓ Optical modulation
- ✓ Light detection
- ✓ Light emission
  - The approaches to emit light on silicon

## ■ Conclusion

# Laser on silicon


## Off-chip laser

Fiber attachement & alignment


High coupling losses

Very expensive

Non-integrated



# Laser on silicon




## Attached laser


Tight alignment tolerances  
Gold metal bonding  
Expensive

## Off-chip laser

Fiber attachment & alignment  
High coupling losses  
Very expensive  
Non-integrated



# Laser on silicon




## Attached laser

Tight alignment tolerances  
Gold metal bonding  
Expensive


## Off-chip laser

Fiber attachment & alignment  
High coupling losses  
Very expensive  
Non-integrated



## Monolithic laser Si compatible


Not any alignments  
Highly integrable  
Low cost  
Electronic-photonic integration



courtesy: Blas Garrido

# Germanium laser

➤ To indirect to “direct” bandgap SC



“The first Ge laser”; J. Liu, X. Sun, L.C. Kimerling, J. Michel : Presentation at Group IV photonics – San Francisco (September 2009).

## An electrically pumped germanium laser



Rodolfo E. Camacho-Aguilera,<sup>1</sup> Yan Cai,<sup>1</sup> Neil Patel,<sup>1</sup> Jonathan T. Bessette,<sup>1</sup> Marco Romagnoli,<sup>1,2</sup> Lionel C. Kimerling,<sup>1</sup> and Jurgen Michel<sup>1,\*</sup>

<sup>1</sup>Massachusetts Institute of Technology, 77 Massachusetts Ave., Cambridge, MA 02139, USA


<sup>2</sup>PhotonIC Corporation, 5800 Uplander Way, Los Angeles, CA 90230, USA

\*jmichel@mit.edu

**Abstract:** Electrically pumped lasing from Germanium-on-Silicon pnn heterojunction diode structures is demonstrated. Room temperature multimode laser with 1mW output power is measured. Phosphorous doping in Germanium at a concentration over  $4 \times 10^{19} \text{ cm}^{-3}$  is achieved. A Germanium gain spectrum of nearly 200nm is observed.



# Laser on silicon




## Attached laser

Tight alignment tolerances  
Gold metal bonding  
Expensive


## Off-chip laser

Fiber attachment & alignment  
High coupling losses  
Very expensive  
Non-integrated



## Monolithic laser Si compatible


Not any alignments  
Highly integrable  
Low cost  
Electronic-photonic integration



courtesy: Blas Garrido

## Hybrid integrated laser


InP bonded laser to SOI CMOS  
No alignment  
Possibly to integrate  
Moderate cost



# III-V integration on silicon

- There are several ways to integrate III-V on SOI

- Flip-chip integration of opto-electronic components




- 😊 most rugged technology
    - 😊 testing of opto-electronic components in advance
    - 😢 slow sequential process (alignment accuracy)
    - 😢 low density of integration

- Hetero-epitaxial growth of III-V on silicon




- 😊 collective process, high density of integration
    - 😢 mismatch in lattice constant, CTE, polar/non-polar
    - 😢 contamination and temperature budget

- Bonding of III-V epitaxial layers




- 😊 sequential but fast integration process
    - 😊 high density of integration, collective processing
    - 😊 high quality epitaxial III-V layers

# Direct bonding of InP on structured SOI




InP wafer dicing





Removal of substrate

Direct bonding at 300°C

Optical image after substrate removal



cea leti








IR image after bonding

R&D use

Industrial process



# InP dies bonded on an EIC wafer



## Bonding interface

courtesy: J-M Fédéli and L. Fulbert

# Tunable lasers




- 20 mA threshold at room temperature
- >45dB SMSR, tuning range 45nm

III-V lab


courtesy: G.H. Duan

# Silicon photonic building blocks

Off-chip III-V laser




On-chip III-V laser on Si



Germanium-based laser




photodetector






Emitter



Receiver



Si modulator



# Outline



## ■ Motivation

## ■ Main building blocks in photonics









- ✓ Light propagation
- ✓ Optical modulation
- ✓ Light detection
- ✓ Light emission

➤ The approaches

## ■ Conclusion

- ✓ Electronic-Photonic convergence
- ✓ Silicon photonics: Ecosystem
- ✓ Business

# 100GbE (4x25G) WDM in QSFP




Quad Small Form-factor Pluggable  
25G Transmit eye with low  
power drivers from **Oracle**  
(<70mW/ch)

# Proposed Solutions for All Reaches

## 1310nm Parallel Solution

- 1 Laser
- 1 Chip
- Lowest cost at short reach
- Lowest power
- Ideal for short reach



### 0 to 30m: Active Optical Cable – Wavelength Agnostic

4x25G QSFP



*Reach limited by deployment practicality of AOC, not by the optical transceiver*

### 0 to 70m: Parallel Multi-Mode Fiber – 850nm to 1060nm

4x25G QSFP with MPO



### 0 to 1000m: Parallel Single Mode Fiber – 1310nm

4x25G QSFP with MPO

Embedded Optics with MPO



*Longer Reach Possible*



### 0 to 2000m: WDM Single Mode Fiber – 1310nm

4x25G QSFP with LC

Embedded Optics with LC



*Longer Reach Possible*





### 0 to 10,000m: WDM Single Mode Fiber – 1310nm

4x25G QSFP with LC


Embedded Optics with LC




# Luxtera's 4 x 10 Gb/s Si Transceivers



Top view of a flip-chipped laser on top of a CMOS die. The laser die is outlined by the dashed white lines.




A. Huang *et al.*, 2006 ISSCC



Germanium photodetector integrated into CMOS, shown with 10-Gbps eye

**Sasan Fathpour, CREOL**




**Silicon Photonic  
die**




**MEMS Laser  
Source**

# Fiber coupling



# Intel's $4 \times 12.5 \text{ Gb/s}$ Silicon Photonics Link

c2



White Paper, Intel Labs, July 2010

W. Fang *et al.*, Opt. Express **14**, 9203-9210 (2006)



# Evolution of optical interconnect

## Evolution of Optical interconnects

IBM

### Time of Commercial Deployment (Copper Displacement):

1980's

1990's

2000's


> 2012

**WAN, MAN**  
metro, long-haul



**Telecom**

**LAN**  
campus, enterprise




**Datacom**


**System**  
intra/inter-rack



**Board**  
module-module



**Module**  
chip-chip



**IC**  
on-chip

**Computercom**

- BW\*distance advantage of optics compared to copper leading to widespread deployment at ever-shorter distances
- As distances go down the number of links goes up putting pressure on power efficiency, density and cost

**Increasing integration of Optics with decreasing cost, decreasing power, increasing density**

© 2011 IBM


2020

1mW/Gb/s

\$0.025/Gb/s

IBM

## Vision for 2020 – Optically connected 3-D Supercomputer Chip



- 36 “Cell” 3-D chip
- Silicon photonics layer integrated with high performance logic and memory layers
- Layers separately optimized for performance and yield

Logic plane	~300 cores, ~5TF (36 “supercores”)
Memory plane	~30GB eDRAM
Photonic plane	<b>On-Chip Optical Network</b> >20 Tbps (bidirectional) optical on-chip (between supercores) >20 Tbps optical off-chip

Photonic layer not only connects the multiple cores, but also routes the traffic


System level study:  
IBM, Columbia, Cornell, UCSB

# Supply chain: the ecosystem?

Si Photonics  
Activity (2014)

Acquired by

## Business model

R&D/MPW

Design


Fabless

Foundries

Devices / modules

Systems

# The Si Photonic supply chain



# More than \$1B invested worldwide by public fundings !

- **Strong investment from the European Commission**

- ✓ In the period 2002–2006, around **50 photonics research projects** were funded under the EU's 6th research framework program (FP6) for approximately **€130 million**.
- ✓ Since the beginning of FP7, **65 R&D photonic projects**, including organic photonics, have been selected so far with more than **€300 million** of EU funding.

⇒ **A total of €430 million invested by the European Commission e.g. US\$ 580M**

- **Japan : JISSO program**

- ✓ \$300M invested in 10 years

- **US : mainly DARPA programs**

- ✓ A \$44M DARPA program involving Kotura, Oracle, Luxtera, various Universities (Stanford, San Diego)
- ✓ Orion also has a big program

# Almost \$1B transactions for photonics in datacenter!

Company	Date	Product	Transaction value	Acquirer	Rationale for transaction
<b>Lightwire</b> (US)	February 2010	Silicon CMOS optoelectronics interconnects / optical transceivers.	<b>US\$271M</b>	<b>Cisco</b> (US)	To face with increasing traffic in data centers / service providers
<b>Luxtera</b> AOC line (US)	January 2011	AOC line	<b>US\$20M</b>	<b>Molex</b> (US)	Luxtera may be changing strategy to become an IP licensing company. Molex had AOC product line for 12-channel AOCs with a product from Furukawa/Fitel based on a 1060nm InGaAs VCSEL.
<b>COGO Optronics</b> (CAN)	March 2013	InP modulators & lasers.	<b>Est. &lt; \$30M</b>	<b>TeraXion</b> (CAN)	To access 100Gb InP modulator technology.
<b>Cyoptics</b> (US)	April 2013	InP-based photonic components.	<b>US\$400M</b>	<b>Avago</b> (US)	To strengthen products portfolio for 40Gb & 100Gb data centers applications.
<b>Kotura</b> (US)	May 2013	Si photonics & VOAs for data center.	<b>\$82M</b>	<b>Mellanox</b> (US)	To access 100Gb optical engine for data centers.
<b>IPTTronics</b> (US)	June 2013	IC for parallel optical interconnects (drivers).	<b>\$47M</b>	<b>Mellanox</b> (US)	To access products / technologies for 100Gb optical engine.
<b>Caliopa</b> (BE)	September 2013	Si-based optical transceivers for datacoms.	<b>\$20M</b>	<b>Huawei</b> (CHINA)	To develop European-based R&D in Si photonics.

**TOTAL: ~US\$900M**  
**Est. 2013 Market < US\$30M**

## Government



NIST




New York State



California State



Arizona State



Massachusetts State

## Industry


Tier 1



Tier 2



Tier 3



- All Industry and Academic Tier 1 Members and potential Tier 1's received the Membership Agreement in October
- Feedback gathering /discussion/revision continue
- Targeting execution of Membership Agreements beginning by the EOY



Initial Emphasis

Academic

Tier 1



Tier 2



Berkeley

UC San Diego




Caltech



STANFORD UNIVERSITY



# Silicon photonics 2013-2014 market forecast in US\$M



- Silicon photonics devices market will grow from less than US\$25M in 2013 to more than US\$700M in 2024 with a 38% CAGR.
  - ✓ Emerging optical data centers from big Internet companies (Google, Facebook ...) will be triggering the market growth in 2018 (see following slides).

## SEMICONDUCTOR ENGINEERING

Home > **Low Power-High Performance** > Photonics Moves Closer To Chip

**LOW POWER-HIGH PERFORMANCE**

Defe

n

# Photonics Moves Closer To Chip

 20   211   + 38

Bio/  
and  
Scie


lect

*Government, private funding ramps up as semiconductor industry looks for faster low-power solutions.*

JUNE 20TH, 2016 - BY: ED SPERLING



Sensor applications



Home wiring and  
Consumer  
Applications



In-cabinet  
communication

# Acknowledgments

- Eric Cassan – Univ. Paris Sud
- Delphine Marris-Morini – Univ. Paris Sud
- Jean Louis Malinge – Ex CEO of KOTURA (USA)
- References
  - ✓ Handbook of Silicon Photonics – CRC Press
  - ✓ Yole report
  - ✓ Few figures, slides, illustrations provided from International school presentations: W. Bogaerts, G. Reed, L. Pavesi, J-M. Fédéli,

# Acknowledgements: Funding and collaborations

**ANR**  
Agence Nationale de la Recherche

National Research Agency



**NanoSaclay**  
Laboratoire d'Excellence  
en Nanosciences et Nanotechnologies



**NANO2017-ST**

CmOs Solutions for Mid-board Integrated transceivers with breakthrough Connectivity at ultra-low Cost




Photonics Electronics functional integration on CMOS



photonic libraries and technology for manufacturing

**SASER**

Safe and Secure European Routing



**CARTOON**

Carbon nanotube photonic devices on silicon

**MIDEX**

Mid refractive Index contrast Si photonics platform



European Research Council  
Established by the European Commission

ERC Consolidator POPSTAR  
grant agreement No 647342



ERC Starting InsPIRE  
grant agreement No  
647342

