

irfu

cea

saclay

DAC 10 Bits « MultiLSB »

Ecole de Microélectronique

La Londe les Maures

12 – 16 Octobre 2009

fabrice.guilloux@cea.fr on behalf IRFU's group

❖ The KM3NET design study

- ⊙ Underwater neutrino telescope (potential sites on fig 1)
- ⊙ Cherenkov light detection from photo-multiplier tubes (PMTs on a tower - fig 2)
- ⊙ Choice of detection unit not done yet : 31x3" PMTs vs 1x8" PMT (fig 3a & fig3b)

➔ **Need of a flexible electronics**

irfu

cea

saclay





Fig 1




Fig 2




Fig 3a





Fig 3b





0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

❖ DAC

- 10 bits (~1.5mV)
- Static
- Linear
- Fit in channel width
- Min-Max (V) = [0.9:2.4]
- 1 calibration for the 16 DACs


Choice : resistors ladder



❖ Scott (AMS S35D4)

- Scott 0 (11/08) → Validated & Tested - No FIFO
- Scott 1 (09/09) → To be tested

❖ Conventional DAC resistors ladder



⊙ 10 bits → 1024 resistors → need to be reduced

⊙
$$DNL(\%) \approx \sigma \left(\frac{\Delta R}{R} \right) = \frac{A_R}{\sqrt{W \cdot L}}$$

W : resistor width
L : resistor length
A_R : technology dependant

Gaussian variation of R


⊙
$$INL_{\max}(mV) = \frac{1}{2} \cdot \frac{V_{ref+} - V_{ref-}}{\sqrt{Nb}} \cdot \sigma \left(\frac{\Delta R}{R} \right)$$

Nb : Number of resistors [1]

❖ Multi LSB resistor string DAC

$K+M = N \text{ bits}$
 $(R+) + (R-) = R \rightarrow R_{tot} = 2^k \cdot R$

Example of LSB shift for a constant coarse resistor string output :





① Reduction of resistors number

[1] "A 10-bit Folded Multi-LSB Decided Resistor String Digital to Analog Converter, Chun-Chieh Chen & AI, ISPACS 2006"

① Reduction of resistors number Q

$$Q = (2^K - 1) + (2^{M+1} - 1) \cdot 2^M$$

Ladder done with elementary Resistors



② DNL

Resistor	R poly 2	R poly H	R poly B	(mc file)
σ (%)	9.5	6.5	3	8.6
Ω / \square	50	1.2k	240	

Specificity AMS S35

② INL

⊙ Decrease of the number of serried resistors \rightarrow $INL_{max} < 0.5 \text{ LSB} \rightarrow \sigma(\Delta R/R) < 0.3\%$
 $\rightarrow W \cdot L > 90$

- ⊙ Unit resistor size : $30 \times 3 \mu\text{m}^2 \rightarrow 2400 \Omega$
- ⊙ Total resistor $30 \text{k}\Omega \rightarrow 110 \mu\text{A} @ 3.3\text{V}$ dynamic range, $50 \mu\text{A} @ 1.5\text{V}$
- ⊙ Area : $200 \times 420 \mu\text{m}^2$


irfu

cea





saclay

Stack ladder to avoid linear gradient effect on INL





Low Offset Buffer (<LSB)



Without slow control registers




PC



❖ Single DAC Linearity


ASIC 3



⊙ Dynamic Range : $[V_{ref+}:V_{ref-}] \pm 500\mu\text{V}$ (voltage drop in access resistors)

❖ Single DAC DNL

ASIC 3




⊙ | DNL | << 0.5 LSB

⊙ $\sigma(\Delta R/R) \sim 2.6\%$ ($\neq 0.3\%$ expected BUT $2.6\% \sim 35\mu V \rightarrow$ limit of acquisition board)

❖ Single DAC INL

ASIC 3




- ⊙ From 0 to 960 : $| \text{INL} | < 0.5 \text{ LSB}$
- ⊙ After 960 : monotonic shift from the straight line

❖ Single DAC INL

Gain 0.5

ASIC 3






⊙ | INL | << 0.5 LSB with lower output buffer gain

⊙ Mean(INLmax) = 163μV → $\sigma(\Delta R/R) \sim 0.4\%$ → A_R = 3% ! 1 point for the datasheet

❖ 16 DACs : 1 fit / DAC




ASIC 4



© 10 bits for 16 DACs


❖ 16 DACs : 1 fit for 16 DACs

ASIC 4





⊙ Rotation center of INL curves → Code 512

❖ 16 DACs



- ⊙ Parasitic resistors network on references
- ⊙ Behavior constant on different ships
- ⊙ Easily checked in simulation



❖ Actual DAC

- ⊙ 100% DAC tested are 10 bits !
 - $|DNL| < 0.5 \text{ LSB}$
 - $|INL| < 0.5 \text{ LSB}$ if output buffer current supply is set to 0.5
- ⊙ No common calibration (even if the 'error' seems repeatable for 3 ASIC)
 - Error understood and corrected in Scott 1

❖ Possible upgrade



- ⊙ Optimize the size of the layout :
 - Change the digital vs analog command circuit ratio
- ⊙ Change to a differential mode
 - Solve the constrains supply by the INL

Thank You

❖ Scott ASIC



irfu
cea
saclay



❖ DAC main constrains

- ⊙ 10 bits
- ⊙ Static + linear
- ⊙ Less calibration as possible

Choice of DAC : resistor string