

Serial Powering

L'école de Microélectronique, La Londe les Maures, 15-10-2009

- The problem: How to bring the power (low voltages, high currents) to the tracking detectors inside the huge LHC experiments?
- The solution: Serial Powering or DC-DC power conversion.
	- Serial Powering of the ATLAS pixel detector an example
	- Serial Powering ingredients (some):
		- Voltage regulators
		- Protection Schemes
		- Data transmissions issues

Cassical (parallel) powering scheme universitätbonn

universitätbonn Tracker powering at LHC

- Current silicon trackers of ATLAS and CMS burn 50% power in cables!
- CMS strip tracker:
	- ASIC supply voltages: 2.5V and 1.25V.
	- Front-end power: 33kW.
	- Total current: 15kA (ATLAS SCT+TRT 12kA).
	- Loss in cables: 34kW.
- Cables are dimensioned to carry this current.

CMS Tracker Endcap TEC+

ATLAS Liquid Argon Cal FEE **Tracker before insertion into CMS**

Serial Powering Table 1 ATLAS Inner Det. Cables 1 American Hugging 4 ATLAS 1 American Hugging 4

UNIVERSITE Tracker services at LHC

- Total cable cross section is fixed:
	- Cable loss scales with *current2.*
	- Services are dominating the material budget in certain areas.
	- No space for more cable cross section.
	- Replacing of cables is very difficult.

ATLAS pixel detector services

Tracker powering for SLHCuniversitätbonn

- Powering will be even more critical at SLHC trackers:
	- ASICs run at about 1.3 V (assuming 130nm CMOS)
	- Front-end power stays roughly the same: ATLAS: 43-63kW, CMS. 35kW
	- Total current goes up: ATLAS 33-48.5A, CMS: 27kA
	- If we need to send 2-4 times more current through the same cables \rightarrow 4-
16 x cables loss (, power efficieny' drops to 12.5% or less)
- These estimates are driven by the requirement for high granularity, raiation tolerance and low noise and take already into account imprvements due to smaller ASIC fearure size!
	- **→** since cable loss scales with *current²* we need to transmit power at lower current!
		- This approach allows to reduce cable cross-section even furter to save material

Comparison of Serial Powering and DC-DC Power Conversion universitätbonn

SP for ATLAS Pixel

An example

Serial Powering **Fabian Hügging Fabian Hügging** 10

universitätbonn Basic Principle

- Constant current through all modules
- Voltages generated **on chip** by
	- **Shunt regulators**
		- **Current -> Voltage**
	- **Linear regulators**

Module

• **Voltage->Voltage**

Serial Powering **Fabian Hügging**

universitätbonn Shunt Regulators 13

I

- Important properties:
	- Threshold voltage
	- Resistance
	- Spread of threshold voltages and resistance
- 3 shunt regulators on chip:
	- DShunt (2.0V), AOver (2.4V) and **DOver (2.7V)**
- Measurement on ~280 chips on a production wafer:
	- Threshold voltages as expected
	- Resistances $~1\Omega$ with small spread (RMS < 0.15_Q)

Linear Regulators I3 universitätbonn

- Important properties:
	- Output voltage
	- Voltage drop (Vin –Vout)
	- Stability vs input voltage or vs load
- 2 linear regulators on chip:
	- ALinReg (1.5V-1.8V) and DLinReg $(1.8V - 2.4V)$, both in 4 steps
- Measurement on ~280 chips on a production wafer:
	- Good separation between output voltages
	- Voltage drop ~230mV (ALinReg) and ~160mV (DLinReg)
	- Stability $\Delta V_{\text{out}}/\Delta V_{\text{in}}$ <0.2
	- Stability $\Delta V_{\text{out}}/\Delta I$ <0.1 Ω

SP schemes within FE-I3 universitätbonn

- pros:
	- Suplly voltages more flexible
	- Individual chips are better seperated
	- Modules can beoperated with constant current and constant voltage
- cons:
	- More power loss
	- Higher risk for indiviual chips

A+D linear regulated only VDDA linear regulated

VDDD FE | / \` | | | | FE

- pros:
	- Lower power loss
	- MCC and FEs are on the same digital potential
- cons:
	- Digital supply voltage defined by design of shunt regulator
	- Cross talk between chips possible

Single Serial Powering module universitätbonn

- Using already available production chips and dummy/damaged module
- Change bonding scheme / Dedicated flex hybrid I

Chip

FE

• Single Serial Powering Module performance as good as Parallel Powering Modules (esp. noise)?

Source scan with 241Am as a

e scan with ² 'Am as a
qualitative proof dualitative proof quantitative proof

• **Fully working, no difference to PP-Modules** ¹⁸

Comparison of Serial Powering Schemes universitätbonn

- Basic Scheme
	- Uses: DSHUNT 2,0V and ALINREG 1,6V, MCC ~2,0V
- Extended Scheme
	- Uses: DOVER 2,7V, ALINREG 1,6V and DLINREG 2,0V for FE+MCC
- MCC Extended Scheme
	- Separate Regualtor for MCC

Comparison of Serial Powering Schemes

- Three **I3** Modules with different schemes
	- Noise map:

universitätbonn

Basic

Improved (no sensor)

separate MCC-Regulator

- No difference between schemes, no difference to PP modules
- Decided to use the improved scheme, simple, flexible and DLinReg can handle extra load

universitätbonn Serial Powering Dummy Half-Stave

- 6 Modules (4 with full Serial Powering scheme)
	- Dummy carbon-support-structure with cooling pipe

Serial Powering Dummy Half-Stave universitätbonn

PP cables, serial routing done by AC-Coupling Board

Serial Powering Dummy Half-Stave universitätbonnl

• AC-Board & 2 std. module test systems: full read-out

• **Full half-stave operation, as good as single module operation?**

- Pseudo-parallel read-out:
	- XCK and STROBE to all six modules at the same time
	- Threshold scan performed on all modules, read-out of two modules at the same time

Noise Measurements on Dummy Half-Stave

Threshold Map

universitätbonn

Noise Map

Noise Measurements on Dummy Half-Stave universitätbonn

Universitätbonn Induced Noise Pickup

- **Do other modules pick up noise through the power lines?**
- Noisy module achieved by
	- 1. setting **threshold to 0**
	- 2. a **parallel, switching load** from 300mA to 500mA, frequencies up to 40MHz

• "Parallel" threshold scan performed on all modules

Serial Powering Fabian Hügging

Induced Noise Pickup: threshold=0 on 1 module universitätbonn

Noise difference [e⁻] to normal half-stave operation

Voltage Regulators

On-chip or Off-chip Regulators? universitätbonn

- Figure of merit (FOM) for silicon detectors (load resistance) x (active area)
	- of order of 10Ω.cm² for pixel and 100Ω.cm² for strip detectors.
- FOM for converters: $\epsilon/(1-\epsilon)$ x (output resistance) x (rad. Thickness) x (area)
	- Ratio of converter/detector gives the radiation thickness penalty for using converters in active areas.
	- Typical FOM of external converters are in the order of 1-5%RL. Ω .cm² at 80% efficiency.
	- This gives a penalty of 0.5%RL per layer for pixels and ~0.05%RL for strips.
- But a penalty > 0.2%RL per layer is regarded as too severe! \rightarrow only strips can use external converters!
- Pixel detectors must use internal (on-chip regulators) which usually have a FOM of less than 0.5% RL. Ω .cm² (just the external blocking capacities)

Serial Powering Schemes universitätbonn

1) External shunt regulator + transistor

implies a **high current shunt** SP device enables to operate non SP-ROIC in SP mode

2) Internal shunt regulator + transistor in each ROIC

Disadvantage: many power supplies in parallel **Matching issue** can cause hot spots and potentially kill chips adjustment/trimming scheme needed

3) External SR + parallel shunt transistor in ROIC

choice of architecture **not obvious**, detailed studies anticipated by various groups scheme (2) can be realized by any ROIC standalone **External Converters can cover scheme (1) and (3)**

SPi – Architecture Overview

list of basic features:

V_linA

V_linB

OverPower Protection

OverPower Protection

Vshunt

Distr.Shunt Dual Vout

- **shunt** creates Vchip (scheme1), distr. shunt (scheme3)
- communication via **multi drop** bus (each SPI chip has 5bit address) reduces number of str.-lines for SPI to minimum of 2 (3)
- spare AC coupled interfaces (**comports**)
- **ADC**s to monitor shunt and LR current
- **2x LinReg**: separate analog / digital supply to hook up some chips (1-3) for tests. Not proposed as a scaleable solution for a whole module (linregs should be part of ROIC, as e.g. in the ABCn)
- **OverPower** protection (avoids detector hot spots) (chip feature, needs external control)
- radtol. design techniques, TSMC 025MM process

I-ADC

current alarm

set ADC

set Vchip

set V_linA

chip address: 01000

AC coupled **Receiver**

dig_in

set V_linB

Ishunt

idleA

Iinput

AC coupled **Sender**

<u>ن</u>

idleB

AC coupling

Linreg A

I-ADC (2x) IoutA,B

Linreg B

virtual chip gnd

Ioutput

controller interface

interf

controller

common bus

common bus

ser_out

Decode

AC coupling

h_reset ser_in clk

Decoder

AC coupling

universitätbonn

Shunt Regulator (FE-I3 approach) universitätbonn

- Shunt regulator generates a constant output voltage out of the current supply
- current that is not drawn by the load is shunted by transistor M1
- Very steep voltage to current characteristic
- Mismatch & process variation will lead to different Vref and Vout potentials
- Most of the shunt current will flow to the regulator with lowest Vout potential
- Potential risk of device break down at turn on
- Using an input series resistor reduces the slope of the voltage to current characteristic $I=f(V)$
- $R_{\text{SI OPE}}$ helps distributing the shunt current between the parallel placed regulators
- \cdot R_{SLOPE} does not contribute to the regulation and consumes additional power

Serial Powering **Fabian Hügging** 37

LDO Regulator (FE-I3 approach) universitätbonn

- Second supply voltage of lower potential is genareated by a LDO regulator powered by the shunt regulator
- The LDO power transistor operates like a regulated series resistor which controls the voltage drop between input output voltage to have a constant output voltage
	- Change order of regulation chain
	- R_{SLOPE} replaced by the LDO power transistor
	- Shunt transistor connected to the LDO output

LDO Regulator with Shunt Transistor (ShuLDO) universitätbonn

• Combination of LDO and shunt transistor • M4 shunts the current not drawn by the load • Fraction of M1 current is mirrored & drained into M5 • Amplifier A2 & M3 improve mirroring accuracy • Ref. current defined by resistor R3 & drained into M6 • Comparison of M5 and ref. current leads to constant current flow in M1 • Ref. current depends on voltage drop V_{lin}

which again depends on supply current Iin

- "Shunt-LDO" regulators having completely different output voltages can be placed in parallel without any problem regarding mismatch & shunt current distribution
- Resistor R3 mismatch will lead to some variation of shunt current (10-20%)
- "Shunt-LDO" can cope with an increased supply current if one FE-I4 does not contribute to shunt current e.g. disconnected wirebond \rightarrow ref current goes up
- Can be used as an ordinary LDO when shunt is disabled

Parallel Regulator Operation universitätbonn

- 2 regulators placed in parallel with Vout1=1.2 and Vout2=1.5
- Output voltages settle at different potentials
- Current flowing through the regulator stays the same

Regulator consists out of two control loops:

• A voltage based control loop for the output voltage regulation

ESR of output capacitor used for stabilization (off-chip components)

• A current based control loop for the shunt current regulation

Stabilization by Pole-Zero Compensation (small on-chip components)

Setup for Test Measurements universitätbonn

- Two Shunt LDO regulators are connected in parallel on-chip
- \rightarrow avoid influence of PCB parasitics
- biasing & reference voltage is provided externally
- input & load current is provided by programmable Keithley sourcemeter
- input & output voltages are measured automatically using a Labview based system

• Saturation point is reached for smaller input currents and is more abrupt than in simulation

• Non constant slope of Vin

• Vout1 and Vout2 slightly decrease with rising input current

 \rightarrow IR drop on ground rail leads to smaller effective reference voltage

Serial Powering **Fabian Hügging** Fabian Hügging **Fabian Hügging** 44

Load Regulation Measurement universitätbonn

Setup for Measurement of Shunt Currents universitätbonn

- direct measurement of shunt current distribution is not possible
	- \rightarrow regulators are connected in parallel on-chip
- shunt capability can be switched-off by defining zero reference current
- \rightarrow use of special dedicated bond pads
- two SHULDO test chips connected in parallel on PCB level
- \rightarrow each test chips has one operational regulator and one regulator switched-off
- shunt current is measured by 10 mOhm series resistors & instrumentation opamp

Input voltage potential level around ~1.9 is reached with half of the current (500mA) with respect to parallel operation of two regulators \rightarrow Shunt capability of 2nd regulator is switched-off

• Unbalanced shunt current distribution unless both regulators are saturated

- More shunt current is flowing through the regulator which saturates first
- Non-constant slope of input Voltage closely related to shunt current distribution

Power efficiency universitätbonn

- Power efficiency comparison between SP and DC-DC using realistic scenario for ATLAS strip detector:
	- is defined as power needed by FE / power delivered to FE
	- for DC-DC decreases with number of modules
	- for SP increases with number of modules
- Both are feasible in terms of power efficiency

Power efficiency universitätbonn

- SP power efficiency calculation is more complicated is you consider the 2 voltage needed usually for the FE electronics:
- Calculated here for ATLAS Pixel FE (FE-I4) in 130nm technology using two ShuntLDOs:
	- Two output voltages at 1.4 V (analog supply) and 1.2 V (digital supply), dropout voltage 0.2 V and shunt current 10 mA, no cable factor included.
	- Total current consumption ~600mA
	- Power efficiency for both voltages alone is well above 80%.
	- But power efficiency for both out voltages at the same time depends as well on the amount of current needed by the lower supply voltage!
- is around 80% for a digital current consumption of 250mA

Power Efficiency for ShuntLDOs

Protection schemes

Serial Powering Protection universitätbonn

- What is needed in case an "open" develops in a chain of modules?
	- Real Time Local Protection/Current Bypass
		- Current source power supply is too far away for voltage limit to protect stave
		- 200 meters/ $(2/3c)$ ~1 us. Assume open leaves ~ 10pf, and I ~ 1 amp, then voltage across short ~ 1 A x 1 us/ 10pf = 100kV \rightarrow likely may spark and could!
	- Slow Control enabled bypass
		- Need a short that can bypass module in case it develops pathological behavior that adversely affects performance of stave
		- Short should be sufficiently low in impedance the resulting voltage across it will be low enough to disable module circuitry (i.e. small compared to normal module operating voltage, ideally < 100 mV)
	- Protection circuitry should not introduce additional stave failure modes

Real time overvoltage protection – universitätbonn **crowbar circuit**

- When an over-voltage condition occurs the low current zener starts conducting and triggers the pnp‐npn latch (similar to a thyristor).
- One option is to use high current PNP‐NPN BJTs.
- Our current preferred option is to use low current BJTs. The NPN base drives a custom FET that conducts most of the current. There are more possibilities to find radiation tolerant (i.e. high f_t) low current BJTs than power BJTs

Real time Over Voltage Protection Circuit

APPROTECTION Schemes

- Target specifications:
	- Less than 100mV across each module when it is "off".
	- Switching one module on/off will not affect its neighbours.
	- During normal operation (all modules working) protection draws no power.
	- Extra module components use about 10mm2 hybrid area.
	- Each module can automatically, independently and very quickly shut down in a fault condition.
	- The Detector Control System (DCS) will control power to each module.

Protection schemes

- Tailored for pixel detectors using custom made ASIC
	- Separate line from each module to end of stave allows each module voltage to be measured.
	- Uses an SCR to latch into shorting state on over-voltage.

ADC

ruu

Protection schemes universitätbonn

• Tailored to strip detectors.

Slow Control Bypass

10 $k \xi$

 V_{PL}

 $1k$ $\frac{2}{3}$

Ds2413

 100Ω

Data.

 $V_{\rm PH}$

2SC1473

 $100k$

MMSZ4683T1

- Separate component used for over-voltage and DCS.
- One line DCS control.

SI1450DB

Real-time Bypass

ZXTDA1M832 (NPN-PNP)

ZXTDA1M832

SI1450DB

Data transmission

- What?
	- Termination techniques where capacitors are put in series with both signals of the differential pair

universitätbonn AC-coupling

- Why?
	- Optimal common-mode voltage at the receiver input
	- Level shifting
	- Guard against differences in ground potential
- How?

AC-coupling & DC-balance

When AC-coupling is used, current flows into the termination only during transitions. Without transitions, the charge on the 2 receiver inputs will slowly decay towards the same value, thereby reducing noise margin. Same situation at start-up (see picture on the right) -> DC–balance guarantees frequent transitions

Serial Powering The Contract of Tabian Hügging

AC-coupling & DC-balance

Non DC-balanced signals result in a V_{ID} not centered around 0 and skewed

Serial Powering **Fabian Hügging** 62

- The feedback keeps the last state received
	- No need for self-biasing of the inputs
	- No need for DC-balancing
	- Acts as a fail-safe (keeps the output in the last state)

resistor and V_{CM}

universitätbonn AC-coupling & fail-safe

- When using the parallel fail-safe approach, Thevenin termination is required
	- If this configuration is not used, the DC voltage at the receiver inputs is almost VCC, which is outside the common-mode voltage range for the LVDS device
- A scheme like the one on the side puts together
	- Termination resistor
	- Biasing of the inputs
	- Fail-safe

- Differences in R value due to process variation can be a problem
	- More robust design against process variation is shown on the bottom

The End