



Serial Powering

L'école de Microélectronique, La Londe les Maures, 15-10-2009



- The problem: How to bring the power (low voltages, high currents) to the tracking detectors inside the huge LHC experiments?
- The solution: Serial Powering or DC-DC power conversion.
 - Serial Powering of the ATLAS pixel detector an example
 - Serial Powering ingredients (some):
 - Voltage regulators
 - Protection Schemes
 - Data transmissions issues

universitätbonn Cassical (parallel) powering scheme



universitätbonn Tracker powering at LHC

- Current silicon trackers of ATLAS and CMS burn 50% power in cables!
- CMS strip tracker:
 - ASIC supply voltages: 2.5V and 1.25V.
 - Front-end power: 33kW.
 - Total current: 15kA (ATLAS SCT+TRT 12kA).
 - Loss in cables: 34kW.
- Cables are dimensioned to carry this current.



CMS Tracker Endcap TEC+



Tracker before insertion into CMS

Serial Powering

ATLAS Liquid Argon Cal FEE

ATLAS Inner Det. Cables

universitätbonn Tracker services at LHC

- Total cable cross section is fixed:
 - Cable loss scales with *current*².
 - Services are dominating the material budget in certain areas.
 - No space for more cable cross section.
 - Replacing of cables is very difficult.





ATLAS pixel detector services



Fabian Hügging

universitätbonn Tracker powering for SLHC

- Powering will be even more critical at SLHC trackers:
 - ASICs run at about 1.3 V (assuming 130nm CMOS)
 - Front-end power stays roughly the same: ATLAS: 43-63kW, CMS. 35kW
 - Total current goes up: ATLAS 33-48.5A, CMS: 27kA
 - If we need to send 2-4 times more current through the same cables → 4-16 x cables loss (,power efficieny' drops to 12.5% or less)
- These estimates are driven by the requirement for high granularity, raiation tolerance and low noise and take already into account imprvements due to smaller ASIC fearure size!
 - → since cable loss scales with *current*² we need to transmit power at lower current!
 - This approach allows to reduce cable cross-section even furter to save material







universitätbonn Comparison of Serial Powering and DC-DC Power Conversion

	Serial Powering	DC-DC Conversion	
efficiency	65 – 85 % (to be measured on real systems)		
power loss in cables	~(# modules in chain) ⁻²	~(conversion factor) ⁻²	
supply of different voltages	add voltage regulator	add converter	
supply of different currents	current = max. needed current	no problem	
scalability in #modules	adapt input voltage	add converter or increase current capacity	
FE ASIC	shunt and regulation circuitry partly incorporated in FE ASIC	can be fully decoupled from FE ASIC or partly incorporated	
system ground potential	different for every module	one ground level	
data/control links	need AC coupling	any coupling	
slow control (voltage reading,)	different reference potential for each module	as in conventional systems	
reliability	need protection against failure of module or power circuitry in chain + over-voltage protection	converter failure leads to loss of modules possiblity to switch off individual modules	
start-up	all modules in chain at once	operation of individual modules possible	
noise	voltage fluctuations in chain	switching noise	
rad-hard transistors at full input voltage (10-50 V)	bypass transistors (slow)	switching transistors	
material budget	shunt/lin. regulators (inside FE ASIC), bypass transistor, AC coupling	converter	



SP for ATLAS Pixel

An example

universitätbonn Service chain for ATLAS pixel detector





universitätbonn Service chain for ATLAS pixel detector





universitätbonn Service chain for ATLAS pixel detector





ThermAl shield / Faraday-cage

Module

Pixel Detector

0,7 V



9 m

1,1 V

PP 1

optical

fibres

0,5 V

3,1 m

Type I

LOHAD CHOR

PP 0

< 1,4 m

Type 0

Beam pipe

Fabian Hügging

universitätbonn Basic Principle

- Constant current through all modules
- Voltages generated on chip by
 - Shunt regulators
 - Current -> Voltage
 - Linear regulators

Module

Voltage->Voltage





















universitätbonn Shunt Regulators 13

- Important properties:
 - Threshold voltage
 - Resistance
 - Spread of threshold voltages and resistance
- 3 shunt regulators on chip:
 - DShunt (2.0V), AOver (2.4V) and DOver (2.7V)
- Measurement on ~280 chips on a production wafer:
 - Threshold voltages as expected
 - Resistances ~1Ω with small spread (RMS <0.15Ω)





universitätbonn Linear Regulators I3

 V_{in}

- Important properties:
 - Output voltage
 - Voltage drop (Vin –Vout)
 - Stability vs input voltage or vs load
- 2 linear regulators on chip:
 - ALinReg (1.5V-1.8V) and DLinReg (1.8V-2.4V), both in 4 steps
- Measurement on ~280 chips on a production wafer:
 - Good separation between output voltages
 - Voltage drop ~230mV (ALinReg) and ~160mV (DLinReg)
 - Stability $\Delta V_{out} / \Delta V_{in} < 0.2$
 - Stability $\Delta V_{out} / \Delta I < 0.1 \Omega$



universitätbonn SP schemes within FE-I3

A+D linear regulated



- pros:
 - Suplly voltages more flexible
 - Individual chips are better seperated
 - Modules can beoperated with constant current and constant voltage
- cons:
 - More power loss
 - Higher risk for indiviual chips

only VDDA linear regulated

- pros:
 - Lower power loss
 - MCC and FEs are on the same digital potential
- cons:
 - Digital supply voltage defined by design of shunt regulator
 - Cross talk between chips possible

universitätbonn Single Serial Powering module

- Using already available production chips and dummy/damaged module
- Change bonding scheme / Dedicated flex hybrid











 Single Serial Powering Module performance as good as Parallel Powering Modules (esp. noise)?

Source scan with ²⁴¹Am as a qualitative proof

Some perfomance data as quantitative proof



	Serial	Parallel
Threshold	4226e ⁻	4169e ⁻
Dispersion	90e ⁻	64e⁻
Noise	186e ⁻	183e ⁻
In-Time-Th.	5624e ⁻	5532e ⁻
Overdrive	1451e ⁻	1344e ⁻
Crosstalk	0.93% (n)	<1%
ToT@20ke ⁻	30.2ns	28.6ns

Fully working, no difference to PP-Modules

universitätbonn Comparison of Serial Powering Schemes

- Basic Scheme
 - Uses: DSHUNT 2,0V and ALINREG 1,6V, MCC ~2,0V
- Extended Scheme
 - Uses: DOVER 2,7V, ALINREG 1,6V and DLINREG 2,0V for FE+MCC
- MCC Extended Scheme
 - Separate Regualtor for MCC



Comparison of Serial Powering Schemes

- Three **I3** Modules with different schemes
 - Noise map:

Basic

universität**bonn**



Improved (no sensor)



separate MCC-Regulator





	Basic (no sensor)	Extended (no sensor)	MCC Extended	Parallel Powered Module (510970)
Threshold [e ⁻]	4143	4132	4194	4189
Dispersion [e ⁻]	52	51	73	75
Noise [e ⁻]	134	121	179	196

- No difference between schemes, no difference to PP modules
- Decided to use the improved scheme, simple, flexible and DLinReg can handle extra load

universitätbonn Serial Powering Dummy Half-Stave

- 6 Modules (4 with full Serial Powering scheme)
 - Dummy carbon-support-structure with cooling pipe



universitätbonn Serial Powering Dummy Half-Stave

PP cables, serial routing done by AC-Coupling Board



universitätbonn Serial Powering Dummy Half-Stave

• AC-Board & 2 std. module test systems: full read-out





• Full half-stave operation, as good as single module operation?

- Pseudo-parallel read-out:
 - XCK and STROBE to all six modules at the same time
 - Threshold scan performed on all modules, read-out of two modules at the same time

Noise Measurements on Dummy Half-Stave

Threshold Map

universität**bonn**









Noise Map

Serial Powering

Fabian Hügging

universitätbonn Noise Measurements on Dummy Half-Stave

Threshold [e⁻] (Dispersion [e ⁻])	Noise [e⁻] (∆ to single SP powered [e⁻])	
4134 (57)	127 <mark>(4.4)</mark> *	M510965
4156 (69)	182 <mark>(-0.6)</mark>	M51SP11
4173 (70)	186 <mark>(-0.3)</mark>	M51SP79
4162 (70)	184 <mark>(-4.4)</mark>	
4132 (58)	133 <mark>(0.0)</mark> *	M51SP25
4160 (91)	172 <mark>(-5.3)</mark>	M51SP21
	*no sensor	
No difference to single-n	_ M510231	
Parallel Powered module	es e	
universitätbonn Induced Noise Pickup

- Do other modules pick up noise through the power lines?
- Noisy module achieved by
 - 1. setting threshold to 0
 - 2. a **parallel, switching load** 300mA to 500mA, frequencies up to 40MHz

• "Parallel" threshold scan performed on all modules



from



Serial Powering

Fabian Hügging

universitätbonn Induced Noise Pickup: threshold=0 on 1 module

Noise difference [e⁻] to normal half-stave operation

Thresh=0	M510965	M51SP11	M51SP79	M51SP25	M51SP21	M510231	
M510965	noisy	6.0	-0.2	-0.6	9.7	-0.4	M510965
M51SP11	13.5	noisy	2.1	9.4	1.6	2.0	M51SP11
M51SP79	1.7	10.2	noisy	1.8	1.3	1.6	M51SP79
M51SP25	1.6	5.4	1.7	noisy	15.2	1.7	M51SP25
M51SP21	13.3	-0.4	-0.3	-0.4	noisy	-0.2	M51SP21
M510231	2.7	9.0	2.9	9.5	19.7	noisy	M510231



Voltage Regulators

universitätbonn On-chip or Off-chip Regulators?

- Figure of merit (FOM) for silicon detectors (load resistance) x (active area)
 - of order of 10Ω .cm² for pixel and 100Ω .cm² for strip detectors.
- FOM for converters: ε/(1-ε) x (output resistance) x (rad. Thickness) x (area)
 - Ratio of converter/detector gives the radiation thickness penalty for using converters in active areas.
 - Typical FOM of external converters are in the order of 1-5%RL.Ω.cm² at 80% efficiency.
 - This gives a penalty of 0.5%RL per layer for pixels and ~0.05%RL for strips.
- But a penalty >0.2%RL per layer is regarded as too severe! → only strips can use external converters!
- Pixel detectors must use internal (on-chip regulators) which usually have a FOM of less than 0.5%RL.Ω.cm² (just the external blocking capacities)

universitätbonn Serial Powering Schemes

1) External shunt regulator + transistor



implies a **high current shunt** SP device enables to operate non SP-ROIC in SP mode

2) Internal shunt regulator + transistor in each ROIC



Disadvantage: many power supplies in parallel Matching issue can cause hot spots and potentially kill chips adjustment/trimming scheme needed

3) External SR + parallel shunt transistor in ROIC



choice of architecture **not obvious**, detailed studies anticipated by various groups scheme (2) can be realized by any ROIC standalone **External Converters can cover** scheme (1) and (3)

SPi – Architecture Overview

SPi (Serial Powering interface): versatile SP chip:

list of basic features:

universität**bonn**

AC coupling

Decoder

controller

r interface

Decoder

ser out

AC coupling

common bus

dig_in

AC

coupled

Receiver

set V linA

set V linB

set Vchip

set ADC

I-ADC

current alarm

Serial Powering

Ishunt

virtual

chip gnd loutput

-chip address: 01000

h reset

ser in

clk

linput

AC

coupled

Sender

idleA

idleB

V linA

V linB

Dual Vout

OverPower Protection

AC coupling

Linreg A

Linrea B

I-ADC (2x)

Distr.Shunt

Vshunt

IoutA,B

- shunt creates Vchip (scheme1), distr. shunt (scheme3)
- communication via multi drop bus (each SPI chip has 5bit address) reduces number of str.-lines for SPI to minimum of 2 (3)
- spare AC coupled interfaces (comports)
- ADCs to monitor shunt and LR current
- **2x LinReg**: separate analog / digital supply to hook up some chips (1-3) for tests. Not proposed as a scaleable solution for a whole module (linregs should be part of ROIC, as e.g. in the ABCn)
- OverPower protection (avoids detector hot spots) (chip feature, needs external control)
- radtol. design techniques, TSMC 025MM process





universitätbonn Shunt Regulator (FE-I3 approach)



- Shunt regulator generates a constant output voltage out of the current supply
- current that is not drawn by the load is shunted by transistor M1
- Very steep voltage to current characteristic
- Mismatch & process variation will lead to different Vref and Vout potentials
- Most of the shunt current will flow to the regulator with lowest Vout potential
- Potential risk of device break down at turn on
- Using an input series resistor reduces the slope of the voltage to current characteristic I=f(V)
- R_{SLOPE} helps distributing the shunt current between the parallel placed regulators
- R_{SLOPE} does not contribute to the regulation and consumes additional power

LDO Regulator (FE-I3 approach) universität**bonn** $\mathsf{R}_{\mathsf{slope}}$ lin Vout1 Vref M₁ R₁ [Vref M₁ $\mathsf{R}_{\mathsf{load}}$ -D Vout 2 I_{supply} R_1 R₂

• Second supply voltage of lower potential is genareated by a LDO regulator powered by the shunt regulator

 R_2

- The LDO power transistor operates like a regulated series resistor which controls the voltage drop between input output voltage to have a constant output voltage
 - Change order of regulation chain
 - \bullet R_{SLOPE} replaced by the LDO power transistor
 - Shunt transistor connected to the LDO output

lout

universitätbonn LDO Regulator with Shunt Transistor (ShuLDO)



Combination of LDO and shunt transistor
M4 shunts the current not drawn by the load
Fraction of M1 current is mirrored & drained into M5
Amplifier A2 & M3 improve mirroring accuracy
Ref. current defined by resistor R3 & drained into M6
Comparison of M5 and ref. current leads to constant current flow in M1
Ref. current depends on voltage drop V_{lin} which again depends on supply current lin

- "Shunt-LDO" regulators having completely different output voltages can be placed in parallel without any problem regarding mismatch & shunt current distribution
- Resistor R3 mismatch will lead to some variation of shunt current (10-20%)
- "Shunt-LDO" can cope with an increased supply current if one FE-I4 does not contribute to shunt current e.g. disconnected wirebond → ref current goes up
- Can be used as an ordinary LDO when shunt is disabled



Vout Regulator output voltage (green) Vin potential between lin & lout (blue)



• linear voltage to current characteristic

300

200

 slope is defined by reference resistor R3 divided by the current mirror aspect ratio 2kOhm/1000=2Ohm

400

dc (mA)

500

600

700

• Output voltage stays stable as soon the amplifiers are saturated and the final value is reached.

100

100-

2.25-

≳^{1.75-} ≥_____ >______

2.0-

1.0-

.75-.5-

Ω

2.5-J /Vout L /Vin

universitätbonn Parallel Regulator Operation



- 2 regulators placed in parallel with Vout1=1.2 and Vout2=1.5
- Output voltages settle at different potentials
- Current flowing through the regulator stays the same





Regulator consists out of two control loops:

• A voltage based control loop for the output voltage regulation

ESR of output capacitor used for stabilization (off-chip components)

• A current based control loop for the shunt current regulation

Stabilization by Pole-Zero Compensation (small on-chip components)

universitätbonn Setup for Test Measurements



- Two Shunt LDO regulators are connected in parallel on-chip
- \rightarrow avoid influence of PCB parasitics
- biasing & reference voltage is provided externally
- input & load current is provided by programmable Keithley sourcemeter
- input & output voltages are measured automatically using a Labview based system



- Saturation point is reached for smaller input currents and is more abrupt than in simulation
- Non constant slope of Vin
- Vout1 and Vout2 slightly decrease with rising input current
- \rightarrow IR drop on ground rail leads to smaller effective reference voltage

Fabian Hügging

Load Regulation Measurement universität**bonn**





universitätbonn Setup for Measurement of Shunt Currents





- direct measurement of shunt current distribution is not possible
 - \rightarrow regulators are connected in parallel on-chip
- shunt capability can be switched-off by defining zero reference current
- ightarrow use of special dedicated bond pads
- two SHULDO test chips connected in parallel on PCB level
- ightarrow each test chips has one operational regulator and one regulator switched-off
- shunt current is measured by 10 mOhm series resistors & instrumentation opamp



Input voltage potential level around ~1.9 is reached with half of the current (500mA) with respect to parallel operation of two regulators \rightarrow Shunt capability of 2nd regulator is switched-off



- More shunt current is flowing through the regulator which saturates first
- Non-constant slope of input Voltage closely related to shunt current distribution

universitätbonn Power efficiency

- Power efficiency comparison between SP and DC-DC using realistic scenario for ATLAS strip detector:
 - is defined as power needed by FE / power delivered to FE
 - for DC-DC decreases with number of modules
 - for SP increases with number of modules
- Both are feasible in terms of power efficiency



	Contra
I = hybrid ABC-X current	= 1.5A
V=ABC-X (130 nm) voltage	= 1 V
m=Vin/Vout for DC-DC	= 10
n = number of modules on stave	
$-\varepsilon = P_{out}/P_{in}-1$	= 0.15
$\delta = I_{shunt}/I$	= 0.15
R = cable resistance	$= 5 \Omega$



universitätbonn Power efficiency

- SP power efficiency calculation is more complicated is you consider the 2 voltage needed usually for the FE electronics:
- Calculated here for ATLAS Pixel FE (FE-I4) in 130nm technology using two ShuntLDOs:
 - Two output voltages at 1.4 V (analog supply) and 1.2 V (digital supply), dropout voltage 0.2 V and shunt current 10 mA, no cable factor included.
 - Total current consumption ~600mA
 - Power efficiency for both voltages alone is well above 80%.
 - But power efficiency for both out voltages at the same time depends as well on the amount of current needed by the lower supply voltage!
- is around 80% for a digital current consumption of 250mA

Power Efficiency for ShuntLDOs





Protection schemes

Serial Powering Protection universitätbonn

- What is needed in case an "open" develops in a chain of modules?
 - Real Time Local Protection/Current Bypass
 - Current source power supply is too far away for voltage limit to protect stave
 - 200 meters/ (2/3c) ~1 us. Assume open leaves ~ 10pf, and I ~ 1 amp, then voltage across short ~ 1 A x 1 us/ 10pf = $100kV \rightarrow likely$ may spark and could!
 - Slow Control enabled bypass
 - Need a short that can bypass module in case it develops pathological behavior that adversely affects performance of stave
 - Short should be sufficiently low in impedance the resulting voltage across it will be low enough to disable module circuitry (i.e. small compared to normal module operating voltage, ideally < 100 mV)
 - Protection circuitry should not introduce additional stave failure modes



universitätbonn Real time overvoltage protection – crowbar circuit

- When an over-voltage condition occurs the low current zener starts conducting and triggers the pnp-npn latch (similar to a thyristor).
- One option is to use high current PNP-NPN BJTs.
- Our current preferred option is to use low current BJTs. The NPN base drives a custom FET that conducts most of the current. There are more possibilities to find radiation tolerant (i.e. high f_t) low current BJTs than power BJTs





universitätbonn Protection schemes

- Target specifications:
 - Less than 100mV across each module when it is "off".
 - Switching one module on/off will not affect its neighbours.
 - During normal operation (all modules working) protection draws no power.
 - Extra module components use about 10mm² hybrid area.
 - Each module can automatically, independently and very quickly shut down in a fault condition.
 - The Detector Control System (DCS) will control power to each module.



universitätbonn Protection schemes

- Tailored for pixel detectors using custom made ASIC
 Separate line from each module to end of stave allows
 - each module voltage to be measured.
 - Uses an SCR to latch into shorting state on over-voltage.

C1



rial Powering

ADC

സ്ഥ

universitätbonn Protection schemes

• Tailored to strip detectors.

Slow Control Bypass

10k 🕇

 V_{PL}

1k ₹

Ds2413

100 Q

Data-

V_{PH}

2SC1473

100k

MMSZ4683T1

- Separate component used for over-voltage and DCS.
- One line DCS control.

SI1450DB

ZXTDA1M832

Real-time Bypass

ZXTDA1M832 (NPN-PNP) 1k

Represents 20 ABC-N Chips

SI1450DB





Data transmission

- What?
 - Termination techniques where capacitors are put in series with both signals of the differential pair

universitätbonn AC-coupling

- Why?
 - Optimal common-mode voltage at the receiver input
 - Level shifting
 - Guard against differences in ground potential
- How?









Universitäthonn AC-coupling & DC-balance



When AC-coupling is used, current flows into the termination only during transitions. Without transitions, the charge on the 2 receiver inputs will slowly decay towards the same value, thereby reducing noise margin. Same situation at start-up (see picture on the right) -> DC-balance guarantees frequent transitions

Serial Powering

Fabian Hügging

universitätbonn AC-coupling & DC-balance



Non DC-balanced signals result in a V_{ID} not centered around 0 and skewed

Fabian Hügging



- The feedback keeps the last state received
 - No need for self-biasing of the inputs
 - No need for DC-balancing
 - Acts as a fail-safe (keeps the output in the last state)




resistor and V_{CM}

universitätbonn AC-coupling & fail-safe

- When using the parallel fail-safe approach, Thevenin termination is required
 - If this configuration is not used, the DC voltage at the receiver inputs is almost VCC, which is
 outside the common-mode voltage range for the LVDS device
- A scheme like the one on the side puts together
 - Termination resistor
 - Biasing of the inputs
 - Fail-safe



- Differences in R value due to process variation can be a problem
 - More robust design against process variation is shown on the bottom





