

# Omega

## OMEGAPIX

The first 3D IC prototype for the  
ATLAS upgrade SLHC pixel project  
designed at LAL

École IN2P3 de microélectronique  
La Londe les Maures  
12/15 octobre 2009

A. Lounis, C. de La Taille, N. Seguin-Moreau,  
G. Martin-Chassard, D. Thienpont from LAL (Orsay)  
and Y. Guo from LPNHE (Paris)

Orsay MicroElectronic Group Associated

- Chartered/Tezzaron 3D technology for the ATLAS upgrade  
SLHC pixel project
- Analog cell design: analog tier
  - Preamplifier
  - Shaper + Threshold DAC
  - Discriminator
- Digital cell design: digital tier
  - 24 DFF shift register
- Dedicated test chip
- Conclusion

SLHC : 10x increased luminosity => new RO electronics have to be designed

We are studying an alternative approach to:

- ✓ Minimize pixel pitch: study smaller pixels ( $50 \times 50 \mu\text{m}^2$  instead of  $50 \times 250 \mu\text{m}^2$ )
- ✓ Target  $3 \mu\text{W}/\text{ch}$ :  $2 \mu\text{W}/\text{ch}$  for the analogue tier,  $1 \mu\text{W}/\text{ch}$  for the digital one
- ✓ Design analogue tier with low noise low power preamp including shaping + threshold DAC
- ✓ Low threshold (1000 e<sup>-</sup>), low noise (100 e<sup>-</sup>)
- ✓ Discriminator in digital tier + dynamic memory

Goals:



- ✓ Explore the Chartered 130nm CMOS techno and 3D features from Tezzaron
- ✓ Study variants of blocks for FEI4 (preamp, discri, DAC, local storage...)
- ✓ Study digital coupling to analog tier with discri in digital tier (**not still implemented**)

# Pixel Matrix

Omega


Planar pixel sensor designed at MPI (Munich)

- ✓ n<sup>+</sup> pixels on p-type substrate
- ✓ 6,85 x 3,26 mm<sup>2</sup>
- ✓ 400 pixels
- ✓ 50 x 50  $\mu\text{m}^2$
- ✓ 18 GRs
- ✓ thickness: ~ 100  $\mu\text{m}$  but 75  $\mu\text{m}$  expected at term



# OMEGAPIX: first 3D IC prototype

Omega



OMEGAPIX is a two stacks 3D chip: analogue tier + digital tier. Sensor will be bonded directly on the back side of the thinned analogue layer.

Analogue channel: preamplifier + shaper + discriminator + DAC to fix the threshold


Digital channel: one 24 DFlipflop register

OMEGAPIX includes 1536 channels divided in 24 columns and 64 ch/col.

- Chartered/Tezzaron 3D technology for the ATLAS upgrade  
SLHC pixel project
- Analog cell design: analog tier
  - Preamplifier
  - Shaper + Threshold DAC
  - Discriminator
- Digital cell design: digital tier
  - 24 DFF shift register
- Dedicated test chip
- Conclusion

# OMEGAPIX: Analogue tier

*Omega*




# OMEGAPIX: Analogue tier – Charge preamplifier

*Omega*

- ✓ Parasitic capacitance  $C_{gd}$  performs the feedback capacitance:  $C_f = C_{gd} \approx 1,6 \text{ fF}$ .  
Ideal gain is  $1/C_f \rightarrow 625 \text{ mV/fC}$


- ✓ A **paraphase** structure has been used to fix the DC points and absorb the leakage current coming from the detector



$$I_{b1} = 2.5 \text{ nA}, I_{b2} = 5 \text{ nA}, I_{b3} = 50 \text{ nA}$$

A shaper variable gain has been designed; four different NMOS transistors can be switched in parallel which leads to make  $C_{gd}$  value to vary


DAC fixes the output DC voltage



# OMEGAPIX: typical simulation

Omega

Simulation conditions:  $Q_{inj} = 1000 \text{ e-}$   
DAC: 1000 (only 2.5/0.5 nmos\_1p5\_lvt as shaper),  $V_{th} = 800 \text{ mV}$




- Chartered/Tezzaron 3D technology for the ATLAS upgrade SLHC pixel project
- Analog cell design: analog tier
  - Preamplifier
  - Shaper + Threshold DAC
  - Discriminator
- Digital cell design: digital tier
  - 24 DFF shift register
- Dedicated test chip
- Conclusion

# OMEGAPIX: Digital tier

Omega

Digital tier has been designed by Yixian Guo from LPNHE.  
Each channel includes a 24 DFlipflop register: main tests  
will focus about the noise study



- Chartered/Tezzaron 3D technology for the ATLAS upgrade  
SLHC pixel project
- Analog cell design: analog tier
  - Preamplifier
  - Shaper + Threshold DAC
  - Discriminator
- Digital cell design: digital tier
  - 24 DFF shift register
- Dedicated test chip
- Conclusion

# OMEGAPIX: dedicated test chip – Slow Control

Omega

24 columns, 64 channels/columns -> 1536 channels  
 14 SC bits/channel -> 21504 SC bits  
 2 SC bits/selectColumn -> 48 bits

Chx.x


in\_test  
(1 bit)

probe\_pa  
(1 bit)

probe\_sh  
(1 bit)

probe\_d  
(1 bit)

Ctest




Vref


5 bits

Valid\_mask  
(1 bit)

From the previous channel



clock



To the next  
channel

- In\_test -> 1 bit
  - 3 probes: preamplifier, shaper, discriminator -> 3 bits
  - DAC -> 5 bits
  - Shaper: variable gain -> 4 bits
  - Discriminator: mask -> 1 bit
- > 14 SC bits / channel



# OMEGAPIX: dedicated test chip - probes

Omega

One channel can be viewed on the same time

One Slow Control for the channel configuration

D\_SC, CK\_SC, Q\_SC, RST\_SC



Several column types have been designed allowing us to study various flavours of transistor types (normal, low VT, 3p3), noise, oscillations...

- ✓ Columns 1 to 10: reference channels
- ✓ Columns 11 to 18: various preamplifier transistor types have been integrated
- ✓ Column 19 to 22: without variable gain
- ✓ Column 23: discriminator has been removed
- ✓ Column 24: shaper has been removed

At the first time, the sensor will not be bonded, nevertheless there is the possibility to inject charge via a pad

Some others possibilities are available...

- Chartered/Tezzaron 3D technology for the ATLAS upgrade  
SLHC pixel project
- Analog cell design: analog tier
  - Preamplifier
  - Shaper + Threshold DAC
  - Discriminator
- Digital cell design: digital tier
  - 24 DFF shift register
- Dedicated test chip
- Conclusion

## Measurements

- ✓ Technology characterization: measurements of various transistor types, noise, layers coupling, radiation hardness
- ✓ At first, tests will be perform without sensor (test board and Software OK), then with the Munich planar pixel prototype (test board to be defined)




## Up-coming design

- ✓ Digital tier with the readout system: TOT (?), clustering (?)
- ✓ Analogue tier finalization and optimization

# Backup Slides


Omega



# Layout: some pictures...


Omega

One channel: analogue part




$50 \mu\text{m}$

One channel: digital part



$4 \text{ mm}$



Entire analogue tier

**VITESSE**: a new international consortium for development of **Vertical Integrated Technologies for Electronics and Silicon SEnsors** (3D), gathers 15 institutes

- Fermilab (Batavia) and LBNL (Berkeley) in USA
- 6 IN2P3 laboratories (France) in particular LAL Orsay
- 6 Italian institutes
- University of Bonn (Germany)
- AGH University of Science & Technology (Poland)

---

This chip will be designed with the 3D Tezzaron process with wafers from 0.13 um Chartered Semiconductor



---

LAL **purpose**: sub-micron readout circuit dedicated for innovative high granular planar pixel sensors for ATLAS upgrade Pixel detector



# OMEGAPIX: Analogue simulation

Omega

Simulation conditions:  $Q_{inj} = 1000 \text{ e-}$ , Shaper gain = 1000; DAC = sIDb, 0001




The DAC fixes the threshold voltage  
In fact, only 4.5 bits




# Preamplifier simulation

Omega

- Paraphase behavior
  - Leakage current variation  
when leakage current increase  
output preamplifier voltage  
increase




- TOT measurement  
not very good because of  
the shaper saturation




# Leakage current variations


Omega



Le discri trigge sur le retour de courant si le threshold est mal réglé



Intrinsèque threshold  $\sim 500$  mV



# Gain preamp et shaper

Omega

