Design analogique en technologies fines

Marc Pastre Ecole Polytechnique Fédérale de Lausanne, Suisse marc.pastre@epfl.ch



Outline

- Deep submicron technologies
- EKV model
- Inversion factor based design methodology
- Circuit design
- Digital calibration



Introduction

- Deep-submicrometer CMOS design becomes challenging for the designer: CMOS evolution has come to a point where new phenomena need to be taken into account, in particular as far as analog circuits are concerned.
- In order to predict the performances of the CMOS circuits, accurate and efficient MOSFET models should account for most important physical effects in advanced technology.
- Scaling of modern deep submicron CMOS technologies also imposes that the supply voltage is continuously decreased. However, the threshold voltage of the MOSFETs remains almost the same.

Therefore, modeling should also address weak and moderate inversion.



Deep sub-micron technologies



Acknowledgments

- J-M. Sallese, EPFL
- C. Enz, CSEM & EPFL
- F. Krummenacher, EPFL
- M. Bucher, TUC
- W. Grabinski, GMC Suisse



MOSFET Modeling

Non-ideal characteristics in advanced CMOS transistors.

- Mobility reduction & Velocity saturation
- Drain Induced Barrier Lowering, Channel length modulation, Charge sharing
- Reverse short channel effect

Modeling versus analog parameters.

- Inversion charge linearization.
- Pinch-off voltage.
- Inversion factor coefficient
- g_m/I_D invariant function.
- Intrinsic voltage gain and transition frequency



Introduction Constant Field Scaling Principles

- Scaling consists in changing the physical parameters of a MOSFET so that the scaled device will have similar behavior.
 - A large FET is scaled down by a factor α
 (> 1) leading to a smaller FET that is expected to have similar behavior.
 - Reducing all voltages and dimensions by the scaling factor and increasing the doping and charge densities by the same factor leads to the same electric field distribution inside the FET:

constant field scaling

- Time delay (CV/I) decreases in proportion to $1/\alpha$ and density in proportion to α^2





Introduction – Constant Field Scaling Principles

•	Scaling	(constant	field scaling -	- α > 1	1)
---	---------	-----------	-----------------	---------	----

Dimensions, L _G , W, T _{OX}	1/α
Area	1/α²
Capacitances	1/α
Capacitances per unit area	α
Devices per unit of chip area	α ²
Charges	1/α²
Doping concentrations	α
Voltages and ideally also $\boldsymbol{V_T}$	1/α
Bias currents	1/α
Transistor transit time	1/α²
Gate delay	1/α





Introduction - Limits to Scaling

- Limitations are mainly due to:
 - Nonscaling of the built-in potential (& junctions). Non scaling of the subthreshold slope. _
 - —
 - Non scaling of the threshold voltage.

Degradation of the OFF state current.

- Quantum mechanical tunneling currents (gate to channel and source-dain). _
- Discrete nature of dopants in nm scaled devices: matching issues. _
- Lowering of the nominal voltage down to 1 volt will also reduce the available dynamic range, pushing the devices to operate in weak-moderate inversion.
- Then, while scaling of CMOS technology improves digital applications, this evolution is rather detrimental for analog design since it introduces non-ideal characteristics.



Mobility Reduction

 Mobility is the key parameter that impacts the current density in a MOSFET. But moving to more advanced technologies may also degrade it:

The normal and and lateral electric fields alter the mobility in the channel.



- Causes to mobility reduction due to the normal field E_z :
 - Coulomb scattering μ_c : interaction with ionized impurities (at low field, high doping)
 - Phonon scattering μ_{ph} : interaction with lattice vibrations (at medium field)
 - Surface roughness μ_{rs} : roughness of the Si-SiO₂ interface (at high field)

With downscaling of MOSFETs, these effects become more pronounced.



Mobility Reduction

- Along the channel, the normal electric field affects the mobility:
 - This is modelled through an effective field $\rm E_{eff}$ that accounts for the spatial distribution of inversion and depletion charges.



• Low normal field (E_Z) mobility is described by 3 contributions:





Mobility Reduction

- Integrating the expression of the drain current along the channel, we obtain an equivalent global mobility that is now position independent:
 - The general expression for the drain current is given by $I = W \cdot \mu(x) \cdot F(Q_i)$ Integrating along the channel, and assuming I constant with x, we obtain:





Velocity Saturation

- Near the drain, when V_D exceeds a saturation voltage, high lateral electric fields E_x causes saturation of the carrier drift velocity.
- This effect plays an important role in short-channel transistors, where electric field near the drain has a non negligible extension and gives rise to impact ionization.
 - A semi empirical approach to relate velocity saturation to mobility is given by:

where $E_c = v_{SAT}/\mu_z$ is the critical field at which the carrier velocity starts to saturate: - Electrons: $v_{sat} \cong 10^5 \text{ m/s}$ $E_c \cong 1 \text{ V/}\mu m$ - Holes: $v_{sat} \cong 8.10^4 \text{ m/s}$ $E_c \cong 3 \text{ V/}\mu m$

• μ_z should also include mobility reduction due to the vertical field E_z .

CAUGHEY, D. M.et. al, Proc. Inst. Elect. Electron.Engrs., 1967, vol. 55, p. 2192



Drain Induced Barrier Lowering (DIBL)

- In short channel devices, the lateral electric field (~V_{DS}) cannot be neglected with respect to the normal component (~V_G), *particularly in weak inversion*.
- Electrostatic solution relies upon a quasi 2D description of the channel in WI (Q_{mob} << Q_{dep}).



In weak inversion, short channel transistors are significantly affected by a high drain voltage.
 Reduction of DIBL requires thinner gate oxides and higher substrate doping.

Zhi-Hong Liu et. al., Trans.Elec. Dev. vol. 40, n. 1, p. 86 - 1993



Drain Induced Barrier Lowering (DIBL)

- Lowering of the surface potential with V_D (in WI) will increase the current for short channel devices, eventhough the MOSFET is saturated.
 - Degradation of the output conductance g_{ds} , maximum voltage gain g_m/g_{ds} and I_{on}/I_{off} .



 DIBL is one of the most important short channel effect in weak inversion, together with charge sharing and reverse short-channel effect (RSCE).



Channel Length Modulation

- In Strong Inversion, when $E_x >> E_C$ (saturation),.
- Increasing V_D above V_{DSAT} creates a velocity saturated region at the drain and shifts the pinchoff point toward the source by ΔL .
- In order to maintain the drain current, the inversion charge density at the drain has to reach an asymptotic value depending on I_D.



In addition to CLM, the velocity saturated region is responsible for hot electron generation & substrate current. H. Wong et. al., Trans.Elec. Dev. vol. 44, n. 11, p. 2033 - 1997



Channel Length Modulation

From a 2D analysis, the saturated region extension is given by

$$\Delta L \cong L_C \cdot \ln \left(\left[\frac{V_{DS} - V_{DSsat}}{L_C \cdot E_C} \right] + \sqrt{I + \left[\frac{V_{DS} - V_{DSsat}}{L_C \cdot E_C} \right]^2} \right)$$

The smaller the junction $L_{C} = \sqrt{\frac{\varepsilon_{si} \cdot X_{J}}{C_{OX}}} \quad \begin{array}{c} \text{junction} & \text{depth and oxide} \\ \text{thickness, the smaller} \\ \text{CLM effect.} \end{array}$

Definition of the channel length modulation voltage V_{M} (corresponding to the Early voltage in a bipolar) :

$$g_{ds} = \frac{I_D}{V_M + V_D} = \frac{\Delta I_D}{V_D - V_{Dsat}}$$

But the output conductance can also be defined 0

$$\frac{\Delta I_D}{I_D} = \frac{\Delta L}{L} \approx \frac{L_C}{L} \cdot \ln\left(1 + \frac{V_{DS} - V_{DSsat}}{L_C \cdot E_C}\right)$$

Equating both terms gives :

But the output conductance can also be defined as:

$$\frac{\Delta I_D}{I_D} = \frac{\Delta L}{L} \approx \frac{L_C}{L} \cdot \ln \left(1 + \frac{V_{DS} - V_{DSsat}}{L_C \cdot E_C} \right)$$
Equating both terms gives :

$$V_M = V_M$$

$$V_D = V_M \approx V_M \approx L_G \cdot E_C$$

$$V_D = V_D$$

Wong H., TED Vol. 44 (11), p. 2033, 1997



Channel Length Modulation

- Drain current and output conductance in 70 nm effective channel length.
 - The current becomes a linear function of the charge and therefore of the overdrive

- g_{ds} (in saturation) is dominated by channel length modulation.



Bucher M. in 'Trans. Level Modeling for Anal. RF IC Design', Springer



Charge Sharing

- Charge sharing affect short channel devices: Depletion from source and drain junctions overlap with the channel region and modify the average doping of the bulk, and hence reduce V_T.
 - These extensions are given by:

$$W_{S,D} \approx \sqrt{\frac{2 \cdot \varepsilon_{sc}}{q \cdot N_{sub}} \cdot \left(V_{bi} + V_{S,D}\right)}$$

Rough estimation of the threshold voltage variation:

 ΔV_{T}

$$\Delta V_T \approx \frac{-\Delta Q_B}{C'_{ox}} \approx \frac{l}{C'_{ox}} \cdot \left[Q_{B@V_T}^{\prime} \cdot \left(W_D + W_S \right) \right] \cdot \frac{l}{L} \approx \gamma \cdot \left(\frac{W_D + W_S}{L} \right)$$

 $\approx -C \quad \cdot \gamma \cdot \sqrt{2\phi_{\rm E}} \text{ and } 2\phi_{\rm E} \approx IV$

- The same approach applies to narrow channels, but then V_T increases instead of decreasing.



Reverse Short Channel Effect.

- Whereas the threshold voltage is expected to decrease when decreasing the gate length, non-uniform lateral doping profile and dopant diffusion at the Si/SiO₂ interface may result in an increase in V_T.
- The behavior of the threshold voltage rollup is strongly influenced by S/D implant doses and anneals.
- ΔV_T can reach few 100 mV in more advanced processes, and $\Delta V_T \sim T_{OX}$.



Mazuré, EDL vol. 10, n.12, 1989 – Rousseau EDL vol 18, n.2 1997



Combination of DIBL, Charge Sharing, RSCE

Combination of all effects:

ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

- V_T roll-up: Non-uniform doping/oxide charge (RSCE)
- V_T roll-off: Charge-sharing and DIBL
 - Charge Sharing (CS) reduces substrate effect
 - DIBL reduces threshold voltage @ short L, high V_D

 V_{T} versus length and width including DIBL, CS, vel. Sat. and CLM effects @ L_G = 70nm.



Gate Tunelling Current

- With the downscaling of MOS devices, gate equivalent oxide thicknesses have been reduced down to 1.2 nm.
 - T_{ox} is the main technological factor for the gate tunneling current .
- Depending on the biasing voltages, the gate current can become relatively large and affects source and drain currents. It has distinct components:
 - Gate to 'channel' tunneling current (intrinsic).
 - Gate to source/drain overlap tunneling current (extrinsic), enhanced in scaled MOSFETs.



Moving from 3 to 1.7nm SiO_2 thickness increases the gate leakage current by more than 10^6

Ranuarez et al. Microelectronics Reliability vol. 46, p. 1939 (2006)

Clerc R. et.al. SSE vol. 43, p. 1705 (2001)





Marc Pastre - EPFL

10³

Gate Tunneling Current

- At 0.9 nm, direct tunneling currents are comparable with drain currents.
 - Tends to become the main contribution to sub-threshold current in a thin-oxide MOSFET.

A consequence of the tunneling current is an exponential increase in static power dissipation with respect to $T_{\rm OX}$



A. Marras et al. , Microelectronics Reliability vol. 45, p. 499 (2005)



Gate Tunneling Current

From the gate impedance point of view, the gate current can be seen as a tunnel conductance in parallel to the conventional input capacitance.



Since MOS gates are no longer ideally insulated, storage nodes retention time is decreased, thus increasing the minimum operating frequency (needed to read that node).



Compact Models

- Increasing importance of short channel effects, including quantum mechanical and non static effects, leads to an increase in the model complexity and number of model parameters that requires the development of a new class of surface-potential or charge based models model.
 - Ideally, physics based compact models should also be predictive with respect to some basic technological parameters.





Compact Models





Example of EKV3.0 model parameter list...

Visit http://legwww.epfl.ch/ekv/

 Setup pars. SIGN 1 (nmos), -1 (pmos) TG -1 (enhancement) SCALE scaling factor L, W QOFF charge model off Oxide, Substrate and Gate Doping related 	 Long-channel VT & RSCE (5) LVT VTO corr. char. length AVT VTO corr. factor LR RSCE char. length QLRRSCE factor charge NLRRSCE factor doping 	 Geometrical pars. (10) DL gate length offset DLC gate length CV offset DW gate width offset DWCgate width CV offset LDW short-ch. DW correct.
 Coxide, Substrate and Gate Doping related pars. (7) COX oxide capacitance XJ junction depth VTOthreshold voltage PHIF fermi-bulk voltage GAMMA body factor GAMMAG gate factor GAMMAG gate factor N0 long channel slope Quantum Mechanical effect (3) AQMA QME accumulation AQMI QME inversion ETAQM QME coefficient Vertical Field Mobility effect (6) K transconductance fact. E0 1st order coefficient ETAQB and QI balance ZC Coulomb sc. Par. 1 THCCoulomb sc. Par. 2 Mobility geometrical pars. (4) LA char. mobility length A LB char. mobility factor A KA char. mobility factor B Velocity Saturation & CLM (4) UCRIT critical long, field DELTA order of vsat model LAMBDA CLM effect 	 INWE (3) WR INWE char. length QWR INWE factor charge NWR INWE factor doping Charge Sharing effect (5) LETA0 Long-ch. CS factor LETA 1st order CS factor LETA2 2nd order CS factor NCSCS slope factor degr. WET Narrow-ch. CS factor DIBL effect (2) ETAD char. length factor DIBL Halo-related gds degradation (5) FPROUT PDITS PDITSL PDITSD DDITS Gate current pars. (3) XB crit. difference potential EB crit. electrical field KG transc. factor Igate Impact ionization (3) IBA II current factor A IBN II current coefficient 	 LDW short-ch. DW correct. WDL narrow-ch. DL correct. LL hyperbolic length fact. LLN exp. Length fact. XL XW LIBB length scaling IBB Width Scaling pars. (9) WE0 width scaling E0 WE1 width scaling E1 WUCRIT width scaling UCRIT WLAMBDA width scaling LAMBDA WETAD width scaling QLR WLR width scaling NLR WIBB width scaling IBB Overlap & fringing capacitance (6) GAMMAOV overlap body factor VFBOV overlap flatband voltage LOV overlap length VOV overlap bias factor KJF inner fringing cap. par. CJF inner fringing cap. Factor
– ACLM pocket implant factor		• + 12 Temp- Params



The BSIM-EKV Modeling Partnership Announcement

BSIM and EKV groups have agreed to collaborate on the longterm development and support of BSIM6 as a world-class opensource MOSFET SPICE model.



EKV model



Charge Linearization Concept.





The Pinch-Off Voltage: link between gate and channel.

We notice that in strong inversion, the source and drain potentials are linked to the surface potential through:

$$V_{S,D} \approx \psi_s^{S,D} - 2 \cdot \phi_F$$

 Therefore, in strong inversion, the charge density at source and drain can as well be written in terms of the source and drain potentials.

$$\frac{Q_{S,D}^{'}}{n \cdot C_{ox}^{'}} = \left[\Psi_{S}^{S,D} - 2\phi_{F} \right] - \left[\Psi_{P} - 2\phi_{F} \right]^{SI,Lin} \sim V_{S,D} + \left[\Psi_{P} - 2\phi_{F} \right]$$

• From this relation, we propose to define a 'pinch-off' voltage V_P as:

$$V_P = \Psi_P - 2\phi_F$$

As for ψ_P , V_P will only depend on the gate voltage. V_P is the potential of the gate that as 'seen' from the channel.

• In strong inversion, the relation between charges and potentials can then be written as:

$$-Q_{i@D,S}^{'} \stackrel{SI}{\approx} n \cdot C_{ox} \cdot \left(V_{p} - V_{S,D}\right)$$

ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE The Pinch-Off Voltage: approximate expression.

• An interesting approximation of the pinchoff is given by:

$$V_p \approx \frac{V_G - V_{T0}}{n}$$

Where \mathbf{n} is still the slope factor.



More intuitively, the slope factor can also be obtained from a capacitance representation of the device:

$$\frac{dV_G}{dQ_G} = \frac{d\psi_S}{dQ_G} + \frac{dV_{ox}}{dQ_G} = \left(\frac{-dQ_I}{d\psi_S} - \frac{dQ_B}{d\psi_S}\right)^{-1} + \frac{1}{C_{ox}} = \frac{1}{C_D - n \cdot C_{ox}} + \frac{1}{C_{ox}}$$

Keeping V_G fixed, we obtain:
$$n = 1 + \frac{C_D}{C_{ox}}$$

C_D: depletion capacitance which depends on the doping of the substrate.



What about weak inversion ?

- *n* is also the slope of the Log (I_D) vs V_G characteristic in weak inversion that equals 1/nU_T
 - *n* varies between 1.1 (strong inversion) up to 1.6 (weak inversion).
- As for strong inversion, we can show that in weak inversion, charge densities at source and drain are still function of the difference between V_P and V_S or V_D:

$$Q_{S,D} = -2 \cdot n \cdot C_{ox} \cdot U_T \cdot e^{\frac{V_P - V_{S,D}}{U_T}}$$



• Without demonstration, the general relation between charges and potentials is :

$$Ln\left(\frac{-Q_{S,D}}{2 \cdot n \cdot C_{ox} \cdot U_T}\right) - 2 \cdot \frac{Q_{S,D}}{2 \cdot n \cdot C_{ox} \cdot U_T} = \frac{V_P - V_{S,D}}{U_T}$$



Drain Current & normalization.

- Charge linearization can also be used in the current expression.
 - Adopting the drift-diffusion transport model, we have:

Since I_d is constant along the channel, integration from S to D gives:

$$I_D \cdot L = \mu W \int_{S}^{D} \left(-\frac{Q_i}{nC_{OX}} + U_T \right) \cdot dQ_i \implies I_D = 2n\mu C_{OX} U_T^2 \frac{W}{L} \left(\left[\frac{Q_i}{2nC_{OX} U_T} \right] - \left[\frac{Q_i}{2nC_{OX} U_T} \right]^2 \right) \Big|_{S}^{D}$$

(assuming a constant mobility $\boldsymbol{\mu})$

- We define a specific current I_{SP} and specific charge density Q_{SP} ~ that depend only on the technological parameters:
- The current can be written:

Sallese J.M. et. al. SSE vol.47, p.677 (2003)



$$\begin{bmatrix} I_{SP} = 2n\mu C_{OX} U_T^2 \frac{W}{L} = 2nK_P \frac{W}{L} U_T^2 & \text{with } K_P = \mu C_{OX} \\ Q_{SP} = 2nC_{OX} U_T \end{bmatrix}$$
$$\frac{I_D}{I_{SP}} = \left[\left(\frac{Q_S}{Q_{SP}} \right)^2 - \left(\frac{Q_S}{Q_{SP}} \right) \right] - \left[\left(\frac{Q_D}{Q_{SP}} \right)^2 - \left(\frac{Q_D}{Q_{SP}} \right) \right]$$

Drain Current & transconductances.

Since the inversion charge densities at source and drain are always given by a general form involving the difference between V_P and the source and drain potentials V_S and V_D:

$$Q_D = F(V_P - V_D)$$
 and $Q_S = F(V_P - V_S)$

The current takes a simple form:

 $I_D = H(V_P - V_S) - H(V_P - V_D)$

• This will have important implications in small signal analysis (even under NQS):

– A variation δV of V_P is equivalent to a simultaneous variation $-\delta V$ of V_D and V_S

In saturation, g_{md}~0 and we obtain:

$$g_m \approx \frac{g_{ms}}{n}$$



The Inversion Factor IF.

- In saturation, the drain current doesn't change any more when increasing the drain voltage above V_{DSAT}, which means a negligible mobile charge at the drain:
 - Therefore, in strong inversion, V_{DSAT} is almost V_{P} .

 $-Q_{i@D}^{'} \approx n \cdot C_{ox} \cdot (V_p - V_{Dsat}) \approx 0$

• Note that $V_D = V_G$ ensures saturation since $V_D(=V_G) > V_{P}$.

By definition, the inversion factor IF is the normalized current of the device operating in saturation:





$$-Q_{i@S}^{'} \approx n \cdot C_{ox} \cdot (V_{p} - V_{S})$$

$$\frac{I}{I_{SP}} \approx \left(\frac{Q_{S}}{Q_{SP}}\right)^{2} \qquad \text{in strong inv.} \qquad IF \approx \left(\frac{V_{P}}{2U_{T}}\right)^{2} \qquad \text{'IF' will now 'replace'}$$

$$VG'$$

SAT

 I_{SP}

IF =








The Saturation Voltage.

- In strong inversion, saturation is then given by : $V_{DSat} \approx V_P \approx 2U_T \cdot \sqrt{IF}$
- In weak inversion, the saturation voltage can be approximated to : $V_{DSat} \approx 4U_T$
- Therefore, we can define a semi-empirical relation for the saturation voltage as a function of the Inversion Factor IF that covers all modes of operation from weak to strong inversion:



Extraction of the I_{SP} Parameter

- Extraction of the Specific Current I_{SP}
 - Assuming strong inversion and saturation, the drain current can be written as: (neglecting diffusion)

$$I_D \stackrel{SI,SAT}{\approx} I_{SP} \left[\frac{Q_S}{2nC_{OX}U_T} \right]^2 \approx I_S \left[\frac{V_P - V_S}{2U_T} \right]^2$$

- The specific current is then obtained from the slope of $I_D^{1/2}$ versus V_S :







Noise versus Inversion Factor

- Under quasi-static operation, the drain current is constant along the channel.
 - Integrating from source (x=0) to x gives $Q_i(x)$ as solution of :

• In saturation, the drain current noise spectral density becomes:

$$S_{\delta I_{nd}^2} = \frac{4 \cdot k_B \cdot T \cdot \mu}{L_{elec}^2} \cdot \left[W \cdot \int |Q_i| dx \right]^{Sat} = 4 \cdot e \cdot I_{SP} \cdot \left[\frac{1}{12 \cdot IF} \cdot \left((1 + 4IF)^{3/2} - 1 \right) - \frac{1}{2} \right]$$

• Approximation in strong inversion:

$$S_{\delta I_{nd}^2} \stackrel{SI-Sat}{\approx} 4 \cdot e \cdot I_{SP} \cdot \frac{2}{3} IF^{1/2}$$

• Approximation in weak inversion:

~ Shot noise in junctions .

 $S_{\delta I_{nd}^2} \stackrel{WI-Sat}{\approx} 2 \cdot e \cdot I_{SP} \cdot IF$





The g_{ms}/I_D Invariant.

• An equivalent formulation of the current is given by:

$$I_D = \mu W(-Q_i') \frac{dV_{ch}}{dx}$$





Then, from the definition of the source transconductance, we obtain:

$$g_{ms} = -\frac{\partial I_D}{\partial V_S} = \beta \frac{-Q_S}{C_{ox}} = 2n\mu C_{ox} \frac{W}{L} U_T \cdot \left(\frac{-Q_S}{2nC_{ox}U_T}\right) = \frac{I_S}{U_T} \cdot \left(\frac{-Q_S}{2nC_{ox}U_T}\right)$$

• In addition, in saturation, $Q_D \sim 0$ and Q_S is related to the Inversion Factor:



The g_{ms}/I_D Invariant.

In saturation, the source transconductance-to-current ration is only dependent on the inversion factor *IF*, and not on the device parameters:





The g_{ms}/I_D Invariant.

Measured g_{ms}/I_D in 'long' channels.

- Agreement between the model derived from charge linearization and drift-diffusion transport with constant mobility seems accurate for g_{ms}/I_D and g_m/I_D characteristics.





Impact of Velocity Saturation on g_m/I_D

Assuming strong inversion and saturation, the drain current is given by:





Intrinsic Voltage Gain

• The intrinsic voltage gain is the product of transconductance efficiency and Early voltage:



D. M. Binkley et-al Analog Integrated Circuits and Signal Processing, 47, 137–163, 2006



Transition Frequency

- The transit frequency f_t is simply controlled by the transconductance and gate capacitance. It represents the 'intrinsic' gate speed (free from junction capacitances) and is related to the current gain (H₂₁):
 - f_t is defined as the frequency for which the current gain of the two-port shown below is equal to unity not negligible in short channel devices !

$$h_{21} \equiv \frac{I_2}{I_1}\Big|_{V_2=0} = \frac{Y_{21}}{Y_{11}} \approx \frac{g_m - j\omega C_{GD}}{j\omega C_{GG}} \cong \frac{g_m}{j\omega C_{GG}} = \frac{\omega_t}{j \cdot \omega}$$

$$\omega_t = \frac{g_m}{C_{GG}} = \frac{g_m}{C_{GGi} + C_{Go}}$$
 Layout dependent (overlap)



In strong inversion and saturation $C_{GSi} \approx 2/3C_{ox}$ and $C_{GDi} \approx 0$:

$$\omega_t = \frac{g_m}{C_G} \approx 3 \cdot \frac{\mu}{L^2} \cdot U_T \sqrt{IF} \approx \frac{3}{\tau_D} \sqrt{IF}$$

Ignoring extrinsic capacitances

It follows that to first order, the unity gain frequency of transistors depends only on effective gate-overdrive voltage and on channel length.



Transition Frequency

• NMOS intrinsic TF as a function of inversion factor and channel length

Ideally, transition frequency increases linearly with IF in weak inversion and with $\sqrt{\rm IF}$ in strong inversion.

For a given IF, f_T decreases as $1/L^2$ (1/L if velocity saturation) with increasing channel length for all regions of operation

This is where intrinsic voltage gain is maximized and flicker noise minimized.

Extrinsic overlap & junction capacitances will reduce operating bandwidth (short-channel devices).



D. M. Binkley et-al Analog Integrated Circuits and Signal Processing, 47, 137–163, 2006



Transition Frequency

 ...but at high inversion levels, short channel degrades the transconductance efficiency and reduces the increase in bandwidth: the optimum is located close to the maximum in g_m (almost independent of V_{DS}).



Yoshitomi S. MIXDES 2007

Moderate Inversion is then a good trade-off (less μ reduction)



Example: Power Scaling from the g_m/l Invariant

- Power consumption of analog circuits is proportional to the signal-to-noise ratio and to the signal frequency.
 - For analog circuits more performance requires higher power consumption.
- For a given power, the SNR performance drops when moving to newer technologies, simply because of reduced maximum signal swing due to lower supply voltage.



Example of minimum power consumption for simple unity gain voltage buffer.

If the supply voltage could be maintained constant, new technologies would indeed tend to lower the power consumption.

...but this is not true if the supply voltage has also to be scaled down.

Annema A.J. et. al, JSSC vol.. 40, n.1, p.132 (2005)



Example: Power Scaling from the g_m/I Invariant

- How SNR evolves assuming **constant power** consumption ?
 - We assume the same scaling factor α for the technology and for the supply voltage.



• SNR is degraded upon scaling assuming constant power, when large signals are considered. • However, if V_{PP} doesn't need to be scaled (small signal), SNR will increase by $1/\alpha$ upon scaling



Inversion factor based design methodology



Acknowledgments

– M. Kayal, EPFL



Top Down System Design





Circuits Parameters / Transistors Parameters

Example of circuit level parameters







Main Questions

HOW TO:

- Deal with increasing circuit complexity ?
- Deal with very **demanding specifications** sets ?
- Estimate **technology limits** ?
- Bridge the gap between hand-calculations and simulations ?
- Use the device physics understanding for analog design ?
- Optimize analog circuits and find the best **trade-offs**?
- Using design flow tools for **analog design assistance**?



Basic Analog Cells





Basic analog structures



Observations

- MOS Device behavior depends strongly on the inversion level of the device.
- Sizing of geometrical dimensions W and L depends, therefore, on the inversion level.
- Design parameters are well controlled when the device is in very strong or very weak inversion.



TRANSISTOR LEVEL DESIGN

MOS model dedicated to analog design:

- Small number of parameters with physical meaning
- Model equations approximations without a great loss of accuracy
- Accurate modeling of weak and moderate inversion behavior
- Continuous expressions of current derivatives



Inversion Factor

 Inversion Factor I_F is a normalized value that describes the inversion level

$$I_F = \frac{I_D}{2n\beta U_T^2} = \frac{I_D}{2n\mu C_{ox}} \frac{W}{L} U_T^2 = \frac{I_D}{2nK_p \frac{W}{L} U_T^2} = \frac{I_D}{I_S}$$

- Strong inversion I_F > 10
- Weak inversion I_F< 0.1</p>
- Moderate Inversion $0.1 \le I_F \le 10$



The Normalized g_m/I_D Characteristic

- The choice of g_m/l_D ratio translates current into transconductance (g_m efficiency and consumption efficiency).
- It gives an indication of the device operating region (strong, moderate or weak).
- The greater the g_m/I_D value, the greater the transconductance we obtain at a constant current value.
- The normalized g_m/I_D is almost invariant to process parameters and scaling





Maximum of g_m/I_D







Transistor level design

Design parameters

saturation voltage V_{DSsat} transconductance g_m output conductance g_{DS} parasitic capacitances intrinsic gain A_i transition frequency f_t equivalent noise

Design variables

saturation current I_{Dsat} inversion factor I_F transistor width Wtransistor length L ratio W/L area WL

63



Modeling versus analog parameters

$$V_{DSsat} = V_t \cdot (2\sqrt{IF} + 4) \qquad (\Sigma C_i)_{MAX} = C_{ox} \cdot \frac{I_{Dsat}}{2nKP} V_t^2 \cdot IF \cdot L^2$$

$$\frac{g_m}{I_{Dsat}} = \frac{1}{nV_t} \cdot \frac{1}{\frac{1}{2} + \sqrt{IF} + \frac{1}{4}} \qquad f_t = \frac{g_m}{2\pi(\Sigma C_i)_{MAX}} = \left(\frac{g_m}{I_{Dsat}}\right) \cdot \frac{nKPV_t^2 \cdot IF}{\pi C_{ox} \cdot L^2}$$

$$g_{DS} = \frac{I_{Dsat}}{L \cdot V_a} \qquad V_{n,th}^2 = \frac{4KT \cdot n \cdot \frac{1}{1 + IF} \cdot \left(\frac{1}{2} + \frac{2}{3}IF\right)}{\left(\frac{g_m}{I_{Dsat}}\right) \cdot I_{Dsat}}$$

$$A_i = \left(\frac{g_m}{I_{Dsat}}\right) \cdot L \cdot V_a \qquad V_{n,th}^2 = \frac{2nKPV_t^2 \cdot KF \cdot IF}{L^2 C_{ox}f^{AF} \cdot I_{Dsat}}$$



Common Source Design



$$(\Delta V_{in} - \Delta V_{out}) j\omega C_{GD} = g_m \Delta V_{in} + \Delta V_{out} g_{ds} + \Delta V_{out} j\omega C_L$$

$$\Delta V_{in} (j\omega C_{GD} - g_m) = \Delta V_{out} (j\omega C_{GD} + j\omega C_L + g_{ds})$$

$$\frac{\Delta V_{out}}{\Delta V_{in}} = \frac{A_0}{g_m} \underbrace{\frac{1 - j\omega C_{GD} / g_m}{1 + j\omega (C_L + C_{GD}) / g_{ds}}}_{I + j\omega (C_L + C_{GD}) / g_{ds}} Pole$$



Common Source (1/2)





Common Source (2/2)



Exercise: Transistor Design

- Electrical specifications:
 - GBW = $2\pi f_T \ge 2. \pi.10Mhz$
 - $A_0 \ge 40 \text{ dB}$
 - $\ SR \geq 4.10^6 \ V/s$
 - $C_L = 1 pF$
- Technology Data:
 - Early Voltage, $U_{a,P}$ = 7 V/ μ m
 - I_{S,P} = 0.18 µA (n = 1.3 & K_P= 100 µA/ V²)



Structured Transistor Sizing

$$\frac{g_m}{I_D} = \frac{2\pi f_T}{S_R} = \frac{2.\pi .10 \, MHz}{4.10^6 V \, / s} \approx 15.7$$

$$\frac{g_m}{I_D} = \frac{1}{nU_T} \cdot \frac{1}{1 + \sqrt{\frac{1}{4} + I_F}} \rightarrow I_F = 1.6$$

$$A_0 = -\frac{g_m}{g_{ds}} = \frac{g_m}{I_D} \cdot U_a \cdot L \rightarrow L \ge 0.8 \, \mu m$$

$$I_F = \frac{I_D}{2nK_p \frac{W}{L} U_T^2} \rightarrow W = \frac{(L=1).I_D}{I_F 2nK_p U_T^2} \approx 14 \, \mu m$$

$$\frac{W}{L} \approx \frac{14 \, \mu m}{1 \, \mu m}$$



Hand Calculation of Transistor Using inversion factor





Current Mirror mismatch and sizing



Multiple Current Mirror




Mismatch Effect on Current

$$I_{\rm D} = \frac{\beta}{2n} \left(V_{\rm G} - V_{\rm T0} \right)^2$$

$$\Delta I_{D} = \frac{\partial I_{D}}{\partial \beta} \Delta \beta + \frac{\partial I_{D}}{\partial (V_{G} - V_{T0})} \Delta (V_{G} - V_{T0}) = \frac{1}{2n} (V_{G} - V_{T0})^{2} \Delta \beta - g_{m} \Delta V_{T0}$$
$$\frac{\Delta I_{D}}{I_{D}} = \frac{\Delta \beta}{\beta} - \frac{g_{m}}{I_{D}} \Delta V_{T0}$$



Matching of Currents as a Function of g_m/I_D



ÉCOLE POLYTECHNIQUE FÉDERALE DE LAUSANNE

Diode Connected Transistor





Dynamic Behavior





 C_{OX} ≈ 3.4 fF/µm² - tech : 0.5 µm ≈ 8.5 fF/µm² - tech : 0.18 µm ≈ 14 fF/µm² - tech : 0.09 µm

 $C_j \approx 0.74 \text{ fF}/\mu m^2$

 $C = C_{G1} + C_{G2} + C_{D1}$ $C_G = W.L.C_{ox} \text{ in strong inv.}$ $C_G = W.L.C_{ox.}(1-1/n) \text{ in weak inv.}$ $C_D = C_J.W.d$



Small Signal Model





Current Mirrors: Trade-off





Hand Calculation of Current Mirror Using inversion factor

.

<u>.</u>	
$\frac{g_m}{I_D}$	$\frac{1}{nU_T} \cdot \frac{1}{\frac{1}{2} + \sqrt{\frac{1}{4} + I_F}} \qquad With I_F = \frac{I_D}{2n\mu C_{ox}} \frac{W}{L} U_T^2$
Matching	$\sigma(\frac{\Delta I_D}{I_D}) = \sqrt{\sigma_\beta^2 + (\frac{g_m}{I_D}\sigma_T)^2} \textcircled{Strong inversion}$
Saturation	$V = U \left(2 \int I + 4 \right)^{1}$
Voltage	$V_{Dsat} = O_T (2\sqrt{I_F} + 4)$ (\odot) Weak inversion
Output	$R = \frac{1}{\underline{U}_{A}} = \frac{U_{a}}{\underline{U}_{a}} \frac{U_{a}}{\underline{U}_{a}} \frac{U_{a}}{\underline{U}_{a}}$
Resistance	$R_{out} = g_{ds} = I_D = I_D$
Parasitical	$\omega \approx f(\underline{g_m})$
pole	$w_p \sim f(W.L')$



.

Differential Pair mismatch and sizing



Differential Pair



 V_i I_1 I_2 T_2 V_{id} $V_{i'}$

Special well connected to sources

 $\checkmark \Delta V_s = 0 \rightarrow highest common mode$

Substrate connected to Vss (P-subs.)



DC-Offset





DC-Offset



© Offset is minimum when gm is maximum -> weak inv.



Example

$$\sigma(\Delta V_G) = \sqrt{\sigma_T^2 + (\frac{I_0}{2g_m}\sigma_\beta)^2}$$

• With
$$\sigma_{\beta} = 2\%$$
 and $\sigma_{T} = 5mV$



• Low offset Voltage in weak inv.



OTA Cell Specifications

- Gain- A_0 [dB]
- Gain Band width product GBW [rad/s]
- Slew Rate- S_R [V/μs]
- Common-mode input range- CMR [V]
- Common-mode rejection ratio- CMRR [dB]
- Power-supply rejection ratio-PSRR [dB]
- Output-voltage swing- ΔV_{out} [V]
- Offset- [mV]
- Noise nv / sqrt (Hz)







OTA-Slew Rate



$$S_{R} = \left| \frac{dV_{out}}{dt} \right|_{\max} = \left| \frac{dI_{out}}{C_{L}} \right|_{\max} = \frac{I_{0}}{C_{L}}$$



OTA Basic Structure Design

Small Signal Voltage Gain:





PM= 180°- arctg (ω_{GBW}/P_1)- arctg (ω_{GBW}/P_2) °



OTA Basic Structure: Noise

Total equivalent input noise: v_{eqT}^2 :

$$v_{eqT}^2 = v_{eq1}^2 + v_{eq2}^2 + \left(\frac{g_{m4}}{g_{m2}}\right)^2 \cdot \left(v_{eq3}^2 + v_{eq4}^2\right)$$

Noise of active load is scaled by $\left(\frac{g_{m4}}{g_{m2}}\right)^2$

Minimize effect of device noise:

$$\frac{g_{m_4}}{I_{D_4}} << \frac{g_{m_2}}{I_{D_1}}$$





OTA - Input Offset Voltage(V_{off})

$$\Delta I_{out} = I_4 - I_2 = I_1(\mathcal{E}_m - \mathcal{E}_p)$$

$$\mathcal{E}_m = \frac{\Delta I_m}{I_m} = \frac{\Delta \beta_m}{\beta_3} - \frac{g_{m3}}{I_0} \Delta V_{T0,m}$$

$$\mathcal{E}_p = \frac{\Delta I_p}{I_p} = \frac{\Delta \beta_p}{\beta_1} - \frac{g_{m1}}{I_0} \Delta V_{T0,p}$$

$$I_{off} = \Delta I_{out} = \frac{I_0}{2} \left[\frac{\Delta \beta_m}{\beta_3} - \frac{\Delta \beta_p}{\beta_1} \right] - g_{m3} \Delta V_{T0m} + g_{m1} \Delta V_{T0p}$$

$$V_{off} = \frac{\Delta I_{out}}{g_{m1}} = \frac{I_0}{2g_{m1}} \left[\frac{\Delta \beta_m}{\beta_3} - \frac{\Delta \beta_p}{\beta_1} \right] - \frac{g_{m3}}{g_{m1}} \Delta V_{T0m} + \Delta V_{T0p}$$

$$\sigma^2(V_{off}) = \frac{1}{W_1 L_1} \left[A_r^2 + \left(\frac{I_0}{2g_{m1}} \right)^2 A_R^2 \right] + \frac{1}{W_4 L_4} \left[A_R^2 + \left(\frac{2g_{m3}}{I_0 g_{m1}} \right)^2 A_T^2 \right]$$

$$\boxed{\bigcirc g_{m1,2} >> g_{m3,4}}$$



Circuit Level Tradeoffs

Speed	$\frac{GBW}{S_R} \approx \frac{g_{m2}}{2I_{D2}}$
Stability	$\frac{g_{m3}}{I_{D3}} > \frac{g_{m2}}{I_{D2}} \frac{9C_{GS3}}{C_L}$
Noise & Offset	$\frac{g_{m3}}{I_{D3}} << \frac{g_{m2}}{I_{D2}}$
DC Gain	$\frac{g_{m2}}{I_{D2}} \frac{L}{(1/U_{a2} + 1/U_{a4})} \approx \frac{GBW.L}{S_R} \cdot \frac{U_a}{2}$
Consumption	$I_{SS1}V_{DD}=S_R.C_L.V_{DD}$
••••	••••



Miller Op-Amp





ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE Op. Amp.-2 stages: Compensation-2

$$GBW \approx \frac{g_{m1}}{C_c} P_2 \approx \frac{g_{m5}}{C_c^+ C_2} Z \approx \frac{g_{m5}}{C_c}$$
(60 degree phase margin)

$$\frac{P_2}{GBW} > 2.2 \longrightarrow \frac{g_{m5}}{g_{m1}} > \frac{2.2(C_c + C_I)}{C_c} \longrightarrow \frac{g_{m5}}{I_5} > \frac{1}{2K} \frac{2.2(C_c + C_L)}{C_c} \frac{g_{m1}}{I_1}$$

$$\frac{Z}{GBW} > 10 \longrightarrow \frac{g_{m5}}{g_{m1}} > 10 \longrightarrow \frac{g_{m5}}{I_5} > \frac{5}{K} \frac{g_{m1}}{I_1}$$

$$\frac{g_{m5}}{I_5} > \frac{5}{K} \frac{GBW}{S_R}$$



Circuit Level Tradeoffs

Speed	$\frac{GBW}{S_R} \approx \frac{g_{m2}}{2I_{D2}}$	
Stability	$\frac{g_{m5}}{I_{D5}} > \frac{5}{K} \frac{GBW}{S_R} = \frac{5}{K} \frac{g_{m2}}{2I_{D2}}$ $\frac{g_{m5}}{I_5} > \frac{1}{2K} \frac{2.2(C_c + C_L)}{C_c} \frac{g_{m1}}{I_1}$	With $\frac{I_{D5}}{I_{D1,2}} = 2K$
Noise & Offset	$\frac{g_{m3}}{I_{D3}} << \frac{g_{m1}}{I_{D1}}$	
DC Gain	$\frac{g_{m2}}{I_{D2}} \frac{g_{m5}}{I_{D5}} \frac{L^2}{(1/U_{an} + 1/U_{ap})}$	
Consumption	$(K+1)I_{SS1}V_{DD}$	
••••		



Cascoded OTAs



OTA/ Folded-Cascode

- Configuration:
 - Common source + common Gate
- Current in the input devices can be set to be different from the active load current





Folded-Cascode: Output Swing

• Output swing:

 $V_{out}^{Max} = V_{DD} - \left(V_{dsat}^{M8} + V_{dsat}^{M6} + V_{ds}^{M4} + V_{ds}^{M9} \right)$

•Maximize output swing by:

- –Minimizing the V_{dsat} of cascode
 - Begrades speed

✓ Bias M5,6 & M7,8 to get
 M3,4 & M9,10 operate close to
 edge of saturation





Folded-Cascode: Open-loop Gain

• Gain

$$Av = g_{m1} \cdot R_{o,OTA} = \frac{g_{m1}}{g_{ox} + g_{oy}}$$
$$g_{ox} \approx \frac{g_{ds6} \cdot (g_{ds1} + g_{ds4})}{g_{m6}}$$

$$g_{oy} \approx \frac{g_{ds8} \cdot g_{ds9}}{g_{m8}}$$

$$Av \approx \frac{g_{m1} \cdot g_{m6}}{2.g_{ds6} \cdot (g_{ds1} + g_{ds4})}$$

Output resistance

$$R_{o,OTA} \approx \frac{g_{m6}}{2.g_{ds6} \cdot (g_{ds1} + g_{ds4})}$$





Marc Pastre - EPFL

Folded-Cascode: Dynamic Characteristics



✓ Speed in the range of basic OTA structure while gain is very high





PM= 180°- arctg (ω_{GBW}/P_1)- arctg (ω_{GBW}/P_2) °



Folded-Cascode: Noise





Folded-Cascode Offset





Circuit Level Tradeoffs

Speed	$\frac{GBW}{G} \approx \frac{g_{m2}}{L}$	
	$S_R I_{D2}$	I
Stability	$\frac{g_{m6}}{I_{D6}} > 3(2K-1)\frac{g_{m2}}{I_{D2}}\frac{\Sigma C_B}{C_C}$	With $\frac{I_{D4}}{I_{D2}} = 2K \&$
Noise &	g_{m4} g_{m2} g_{m2} g_{m9} g_{m2} g_{m2} g_{m2}	$I_{D6} - 2K - 1$
Offset	$\overline{I_{D4}} \ll 2K \overline{I_{D2}} \ll \overline{I_{D9}} \ll (2K-1) \overline{I_{D2}}$	$\frac{1}{I_{D2}} = 2K - 1$
DC Gain	$\frac{g_{m2}}{I_{D2}}\frac{g_{m6}}{I_{D6}}L^2(U_{an}+U_{ap})$	
Consumption	2K.I _{SS1} V _{DD}	
••••	••••	



105

Fully Differential OTA

- Advantages:
 - Double the voltage swing compared to single-ended
 - Immunity to noise injected from substrate & supply.
- Disadvantages:
 - Requires extra circuitry to establish the common-mode output voltage. (Keep Vx constant)

$$Vx = \frac{V_{out} + V_{out}}{2}$$

[®] Stability of the C.M.F.B. loop has to be checked and insured. Inadequate phase margin causes common-mode oscillations



CMFB topologies

amplifier with two differential pairs:





Example: Fully differential folded cascode OTA with CMFB circuit using two differential pairs




Digital calibration



Outline

- Introduction
- Digital compensation of analog circuits
- Successive approximations:
 - Algorithm
 - Working condition
- Sub-binary DACs for successive approximations:
 - Resolution
 - Radix
 - Tolerance to component mismatch
 - Architectures
 - Design
- Conclusion



Digital calibration

- Analog design is complex
- Evolution of manufacturing process towards digital makes it even more difficult
 - Low supply voltage
 - Low-precision devices
- But digital can also help analog
 - Performance improvement by calibration
 - Relaxation of design constraints



111

Analog signal processing enhanced by digital calibration



- High-precision calibration of low-precision circuits
- Alternative to intrinsically precise circuits (matching & high area)



Compensation methodology

Detection configuration

- Continuous: normal operation configuration
- Interrupted: special configuration

Detection node(s)

- Imperfection sensing
- Usually voltage-mode

Compensation node(s)

- Imperfection correction
- Current-mode



Offset cancellation in OAs



- Closed-loop: calibration during operation possible
- Open-loop: higher detection level



Offset detection in OAs

Closed-loop







 $V_{O;Compensated} = V_{OC}$ $V_{O;Compensated} = -V_{OC} / A$

Open-loop configuration less sensitive to imperfections



Offset compensation in OAs



- Compensation by current injection
- Unilateral/bilateral
- Compensation current sources: M/2+M DACs



Choice of compensation node(s)

- Compensation current corrects imperfection only
- Current injected by a small current mirror, taking into account:
 - Channel length modulation
 - Saturation voltage
- Connection of the current mirror does not affect the compensation node characteristics:
 - Impedance
 - Parasitic capacitance
 - System parameters linked to parasitics



Ideal differential pair



•
$$I_1 = I_2 \Rightarrow$$
 No offset



Differential pair: Offset



$$\sigma_{\beta} = \sigma (\delta \beta / \beta) \& \sigma_{T} = \sigma (\delta V_{T0})$$
$$A_{\beta} = \sigma_{\beta} \sqrt{W.L} \qquad A_{T} = \sigma_{T} \sqrt{W.L}$$



119

Differential pair: Offset modeling



 \odot Offset is minimum when g_m is maximum -> weak inv.



Offset: Example

$$\sigma(\Delta V_G) = \sqrt{\sigma_T^2 + (\frac{I_0}{2g_m}\sigma_\beta)^2}$$

• With $\sigma_{\beta} = 2\%$ and $\sigma_{T} = 5$ mV



• Low offset Voltage in weak inv.



Offset distribution before compensation



- Gaussian distribution
- Depends on component matching



Offset reduction

- Offset can be reduced by:
 - Matching \Rightarrow Increase area
 - Digital calibration
- Digital calibration circuits can be made very small
- In deep sub-micron technologies:
 - Design analog circuits with reasonable performance
 - Enhance critical parameters by digital calibration
- Mixed-signal solution is optimal in terms of global circuit area



Offset distribution after digital compensation



- Uniform distribution (in a 1 LSB interval)
- Residual offset depends on DAC resolution



Successive approximations

```
reset all d_i = 0
for i = n downto 1
   set d_i = 1
   if C_{out} > 0
      reset d_i = 0
   end if
end for
```

- The algorithm decides on the basis of comparisons
- A comparator senses the sign of the imperfection
- Working condition: $b_i \le b_1 + \sum_{j=1}^{i-1} b_j$ (i \in [2, n])



Offset compensation: Target



- Z₀: Correction value that perfectly cancels the offset
- $A < Z_0$: Resulting offset negative
- $A > Z_0$: Resulting offset positive



Offset compensation: Algorithm execution



- From MSB to LSB
- Bit kept if compensation value insufficient



DAC Resolution



- Full scale chosen to cover whole uncompensated offset range
- Resolution corresponds to residual offset achieved after compensation



DACs for successive approximations



- Imperfections in DACs for compensation
 - Missing codes are problematic
 - Redundancies are acceptable



Sub-binary radix DACs

- Code redundancies are voluntarily introduced to:
 - Account for variations of component values
 - Avoid missing codes
- Arbitrarily high resolutions can be achieved without exponential increase of area
- For successive approximations:
 - Precision is not important
 - Resolution is the objective
- Sub-binary DACs are ideal in conjunction with successive approximations
 - Very low area



Sub-binary DACs: Radix





Radix: Tolerance to component mismatch



component mismatch

- Radix-2 tolerates no mismatch!
- 100 % mismatch \Rightarrow thermometric DAC (radix-1)



Implementation: Multi-stage current mirrors



- Binary radix in each stage (NMOS mirrors)
- Sub-binary radix inter-stage (PMOS mirrors)



Implementation: Current-mode R/2R converters



$$b_i = b_1 + \sum_{j=1}^{i-1} b_j$$

- Current divided equally in each branch $(i_i = b_i)$
- Component imperfection ⇒ current imbalance ⇒ missing code (or redundancy)



R/2⁺R converters



$$b_i < b_1 + \sum_{j=1}^{i-1} b_j$$

- x > 2; $R_{eq;i} < xR$; $i_i > b_i$
- Current division voluntarily unbalanced
 - Radix < 2 (sub-binary)
 - Code redundancies



135

R/2⁺R converters: Pseudo-MOS implementation



- Resistors can advantageously be replaced by transistors to implement the current division
- Unit-size device with fixed W/L implements R
- Unit-size devices are put in series (2R) or in parallel (R/2)
- Unit-size transistors are kept very small
- Condition: V_G identical for all transistors



M/3M converters



- Radix 1.77 ; maximum mismatch 13 %
- $V_G = V_{DD}$ allows driving d_i directly with logic



M/2.5M converters



- Radix 1.86 ; maximum mismatch 7.3 %
- $V_G = V_{DD}$ allows driving d_i directly with logic



Current collectors & Output stage



- Current mirrors simple to implement
- ΔV is not problematic



Possible resistor/mismatch choices



- A large range of resistor values can be implemented easily
- $\emptyset \Rightarrow$ More than 6 transistors required to implement xR



Conclusion



Conclusion

- Deep submicron scaling of MOSFETs presents many advantages with respect to speed and circuit density, as required for example in RF applications.
- However, for analog applications, short channel effects, gate leakage current and matching will degrade the device performances. Moreover, it seems that power consumption will also increase upon lowering supply voltages.
- Shift towards lower gate overdrive due to the low-voltage operation required by deepsubmicron processes will need an accurate modeling of moderate-to-weak inversion behavior, even for digital applications.

This can be addressed through the g_m/I_D based design methodology.

- Calibration is necessary in deep sub-micron technologies to reach high performance Digital calibration circuits can be made very small:
 - Successive approximations
 - M/2⁺M sub-binary DAC

