





Short course on preamplifiers

Porquerolles 2013

Christophe de LA TAILLE OMEGA microelectronics group Ecole Polytechnique & CNRS IN2P3 http://omega.in2p3.fr

New developments in charge preamps (1963) Omega



Electronically cooled resistors [TNS 73]



SIGNAL, NOISE AND RESOLUTION IN POSITION-SENSITIVE DETECTORS

V. Radeka Brookhaven National Laboratory Upton, N. Y. 11973

ABSTRACT

An analysis is presented of signal, noise and position resolution relations for some of the most interesting position-sensing methods. "Electronic cooling" of delay line terminations is introduced in order to reduce noise in the position-sensing with delay lines. A new method for terminating transcission lines and for "noiseless" damping which employs a capacitance in feedback is presented. It is shown that the position resolution for the charge division method with resistive electrodes is determined only by the electrode capacitance and not by the electrode resistance, if optimum filtering is used.





25 iun 2013

ENC for various technologies



Ultra-low noise

Ultra-Low Noise ASIC High Resolution X-Ray Spectroscopy

Collaboration with NASA at Moon Elemental Mapping 16 mm² Semiconductor Drift Pixels, 500 cm²



25 jun 2013

CdLT Porquerolles 2013

<u>()mega</u>

- Voltage feedback operationnal amplifier (VFOA)
- Voltage amplifiers, RF amplifiers (VA,LNA)
- Current feedback operationnal amplifiers (CFOA)
- Current conveyors (CCI, CCII +/-)
- Current (pre)amplifiers (ISA, PAI)
- Charge (pre)amplifiers (CPA,CSA,PAC)
- Transconductance amplifiers (OTA)
- Transimpedance amplifiers (TZA,OTZ)
- Mixing up open loop (OL) and closed loop (CL) configurations !



nega



Only 4 open-loop configurations

- Voltage operationnal amplifiers (OA, VFOA)
 - Vout = $G(\omega)$ Vin diff
 - Zin+ = Zin- = ∞ Zout = 0
- Transimpedance operationnal amplifier (CFOA !)
 - Vout = $Z(\omega)$ iin
 - Zin-=0 Zout=0

- Current conveyor (CCI,CCII)
 - lout = $G(\omega)$ lin
 - Zin = 0 Zout = ∞
- Transconductance amplifier (OTA)
 - Iout = $Gm(\omega)$ Vin diff
 - Zin+ = Zin- = ∞ Zout = ∞





Open loop gain variation with frequency

- Define exactly what is « gain » vout/vin, vout/iin...
- « Gain » varies with frequency : $G(j\omega) = G_0/(1 + j \omega/\omega_0)$
 - **G**₀ low frequency gain
 - ω_0 dominant pole
 - $\omega_c = G_0 \omega_0$ Gain-Bandwidth product (sometimes referred to as unity gain frequency)



CdLT Porquerolles 2013

mega

Feedback : an essential tool

- Improves gain performance
 - Less sensitivity to open loop gain (a)
 - Better linearity
- Essential in low power design
- Potentially unstable
- Feedback constant : $\beta = E/Xout$
- Open loop gain : a = Xout/E
- Closed loop gain : Xout/Xin -> 1/β
- Loop gain : $T = 1/a\beta$



20M

E



CdLT Porquerolles 2013

mega

- Shunt-shunt = transimpedance
 - Small Zin (= Zin(OL)/T) -> current input
 - small Zout (= Zout(OL)/T) -> voltage output
 - De-sensitizes transimpedance = $1/\beta = Zf$
- Series-shunt
 - Large Zin (= Zin(OL)*T) -> voltage input
 - Small Zout (= Zout(OL)/T) -> voltage output
 - Optimizes voltage gain (= $1/\beta$)
- Shunt series
 - Small Zin (= Zin(OL)/T) -> current input
 - Large Zout (= Zout(OL)*T) -> current output
 - Current conveyor
- Series-series
 - Large Zin (= Zin(OL)*T) -> voltage input
 - Large Zout (= Zout(OL)*T) -> current output
 - Transconductance
 - Ex : common emitter with emitter degeneration



Summary of transistor level design

<u> Mega</u>

- Performant design is at transistor level
- Simple models
 - hybrid π model
 - Similar for bipolar and MOS
 - Essential for design

Three basic configurations

 Common emitter (CE) = V to I (transconductance)
 Common collector (CC) = V to V (voltage buffer)

(current conveyor)

Common base (BC) = I to I

- Numerous « composites »
 - Darlington, Paraphase, Cascode, Mirrors...



High frequency hybrid model of bipolar



The Art of electronics design

Detector modelization

- Detector = capacitance Cd
 - Pixels : 0.1-10 pF
 - PMs: 3-30pF
 - Ionization chambers 10-1000 pF
 - Sometimes effect of transmission line
- Signal : current source
 - Pixels : ~100e-/µm
 - PMs : 1 photoelectron -> 10^{5} - 10^{7} e-
 - Modelized as an impulse (Dirac) :
 i(t)=Q₀δ(t)
- Missing :
 - High Voltage bias
 - Connections, grounding
 - Neighbours
 - Calibration…







Detector modeilization



ATLAS LAr calorimeter

Vacuum Photomultipliers G = $10^5 - 10^7$ Cd ~ 10 pF L ~ 10 nH





Silicon Photomultipliers $G = 10^5 - 10^7$ C = 10 - 400 pFL = 1 - 10 nH







<u>()mega</u>

Examples of pulse shapes

- Short pulse : Q=16 fC, Cd=100 pF, L=0-10 nH, RL=5-50 Ω
- Smaller signals with SiPM (large Cd) ~ mV/p.e.
- Sensitivity to parasitic inductance
- Choice of RL : decay time, stability
- Convolve with current shape... (here delta impulse)



CdLT Porquerolles 2013

mega



G.Collazuol - PhotoDet 2012

SiPM impedance and model

- RLC too simple, inaccurate at high frequency
- 1000 CdRqCqLR OK ۲ May better explain HF noise ۲ behaviour 100 L 10 Rload Cq Rq 1 1,00 100,00 10,00 1 000,00 \triangleleft Measured impedance Cd MPPC HPK 3x3 mm Line : C = 320 pF

CdLT Porquerolles 2013

mega

Transimpedance configuration

- Transfer function
 - Using a VFOA with gain G
 - $V_{out} V_{in} = -Z_f i_f$ • $V_{in} = Z_d (i_{in} - i_f) = - v_{out}/G$

$$- V_{out}(\omega)/i_{in}(\omega) = - Z_f / (1 + Z_f / GZ_d)$$

- $Zf = Rf / (1 + j\omega RfCf)$ •
 - At f << $1/2\pi$ RfCf : $V_{out}(\omega)/i_{in}(\omega) = -R_{f}$ current preamp
 - At f << $1/2\pi$ RfCf : $V_{out}(\omega)/i_{in}(\omega) = -1/j\omega C_{f}$ charge preamp
- Ballistic defict with charge preamp ٠
 - Effect of finite gain : G_0
 - Output voltage «only» Q C_d/G₀C_f





Current preamps are <u>not faster</u>, they are <u>shorter</u> (but easily unstable)

Best for long signals Best for high counting rate

- Significant parallel noise
- Charge preamps are <u>not slow</u>, they are <u>long</u>

Best with short signals

Current preamps

- Best with small capacitance
- Best noise performance







- Transimpedance :
 - $V_{out}(\omega)/i_{in}(\omega) = Z_{f} / (1 + Z_{f} / G Z_{d})$
 - $Z_f = R_f / (1 + j\omega R_f C_f)$
 - $G(\omega) = G_0/(1 + j \omega/\omega_0)$
 - H ~ R_f / (1 + j ω R_fC_f/G₀ ω^2 R_fC_d /G₀ ω_0)
- 2nd order system, easily oscillatory
 - Quality factor : Q = 1/Cf $\sqrt{(C_d/R_f G_0 \omega_0)}$
 - Q > 1/2 -> ringing
 - Damping : Q=1/2
 - \Rightarrow C_f=2 $\sqrt{(C_d/R_f G_0 \omega_0)}$
 - BW limitation at RfCf



I in

reaa

Z_F

Input impedance

- Input impedance
 - Zin = Zf / G+1
 - Zin->0 virtual ground
 - Minimizes sensitivity to detector impedance
 - Minimizes crosstalk
- Equivalent model
 - $G(\omega) = G_0/(1 + j \omega/\omega_0)$
- Terms due to Cf
 - $Zin = 1/j\omega G_0C_f + 1/G_0\omega_0 C_f$
 - Virtual resistance : Req = 1/ $G_0 \omega_0 C_f$
- Terms due to Rf
 - $Zin = R_f / G_0 + j \omega R_f / G_0 \omega_0$
 - Virtual inductance : Leq = $R_f / G_0 \omega_0$
- Possible oscillatory behaviour with capacitive source



mega

CdLT Porquerolles 2013

ζ, (Ω)

- Charge preamp
- Capacitive feedback Cf
- Vout/lin = $1/j\omega Cf$
- Perfect integrator : vout=-Q/Cf∫
- Difficult to accomodate large SiPM signals (200 pC)
- Lowest noise configuration
- Need Rf to empty Cf



- Current preamp
- Resistive feedback Rf

mega

- Vout/lin = Rf
- Keeps signal shape
- Need Cf for stability



Ideal charge preamplifier

- ideal opamp in transimpedance
 - Shunt-shunt feedback
 - transimpedance : v_{out}/i_{in}

- Vin-=0 =>
$$V_{out}(\omega)/i_{in}(\omega)$$
 = - Z_f = - 1/j ω C_f

- Integrator :
$$v_{out}(t) = -1/C_f \int i_{in}(t)dt$$

 $v_{out}(t) = - Q/C_{f}$

- « Gain » : 1/C_f : 0.1 pF -> 10 mV/fC
- C_f determined by maximum signal
- Integration on Cf
 - Simple : $V = -Q/C_f$
 - Unsensitive to preamp capacitance C_P
 - Turns a short signal into a long one
 - The front-end of 90% of particle physic:
 - But always built with custom circuits...



neaa



Preamp speed

- Finite opamp gain
 - $V_{out}(\omega)/i_{in}(\omega) = Z_f / (1 + C_d / G_0 C_f)$
 - Small signal loss in $C_d/G_0C_f \ll 1$ (ballist
- Finite opamp bandwidth
 - First order open-loop gain
 - $G(\omega) = G_0/(1 + j \omega/\omega_0)$
 - G₀ : low frequency gain
 - $G_0\omega_0$: gain bandwidth product
- Preamp risetime
 - Due to gain variation with ω
 - Time constant : т (tau)
 - $\tau = C_d / G_0 \omega_0 C_f$
 - Rise-time : t 10-90% = 2.2 т
 - Rise-time optimised with $w_{C \text{ or }} C_{f}$



25 iun 2013

neaa

Preamp stability

• Calculating $\beta = E/Xout = Zd/(Zd+Zf)$



Frequency / Hertz

В

CdLT Porquerolles 2013

<u> Mega</u>

Designing a charge preamp...

- From the schematic of principle
 - Using of a fast opamp (OP620)
 - Removing unnecessary components...
 - Similar to the traditionnal schematic «Radeka 68 »
 - Optimising transistors and currents





CdLT Porquerolles 2013



+Vb

IN

Example : designing a charge preamp (2)

- Simplified schematic
- Optimising components
 - What transistors (PMOS, NPN ?)
 - What bias current ?
 - What transistor size ?
 - What is the noise contribution of each component ?
 - how to minimize it ?
 - What parameters determine the stability ?
 - Waht is the saturation behaviour
 - How vary signal and noise with input capacitance ?
 - How to maximise the output voltage swing ?
 - What is the sensitivity to power supplies, temperature...

Simplified schematic of charge preamp



mega

Noise in transimpedance amplifiers

- 2 noise generators at the input
 - Parallel noise : (i_n²) (leakage)
 - Series nosie : (e²) (preamp)
- Output noise spectral density : - $Sv(\omega) = (i_n^2 + e_n^2/|Z_d|^2) * |Z_f|^2$
- For charge preamps
 - $Sv(\omega) = i_n^2 / \omega^2 C_f^2 + e_n^2 C_d^2 / C_f^2$
 - Parallel noise in 1/ω²
 - Series noise is flat, with a « noise gain » of C_d/C_f
- *rms* noise V_n
 - V_n² = ∫ Sv(ω) dω/2π -> ∞
 - Benefit of shaping...



shaper

10

105

CdLT Porquerolles 2013

10

103

11

Equivalent Noise Charge (ENC) after CRRCⁿ

- A useful formula : ENC (e- rms) after a CRRC² shaper : ENC = 174 $e_n C_{tot} / \sqrt{t_p} (\delta) \oplus 166 i_n \sqrt{t_p} (\delta)$
 - e_n in nV/ \sqrt{Hz} , i_n in pA/ \sqrt{Hz} are the preamp noise spectral densities
 - C_{tot} (in pF) is dominated by the detector (C_d) + input preamp capacitance (C_{PA})
 - t_p (in ns) is the shaper peaking time (5-100%)





mega

Example of ENC measurement

- 2000/0.35 PMOS 0.35μm SiGe Id=500 μA
 - Series : en = 1.4 nV/ \sqrt{Hz} , C_{PA} = 7 pF
 - 1/f noise : 12 e-/pF
 - Parallel : in = 40 fA/ \sqrt{Hz}



<u>()mega</u>

Cdet



<u>()mega</u> Choose minimum L for best g_m/C_{gs} ratio Increasing M1 width makes e_n smaller while C_{qs} gets larger optimum width for M1 must exist ⇒ 1/f noise: $C_{as,opt} = C_{det}$ White -- two cases : I. Fixed V_{gs} (fixed current density, fixed f_T) $g_m \propto C_{as}$ $C_{gs,opt} = C_{det}$ II. Fixed I_D (practical case) $g_m \propto C_{gs}^{1/2}$ [strong inversion]

C... = C.../3

L := .18μ



NMOS (upper) PMO

PMOS (lower)

CdLT Porquerolles 2013

<u>()mega</u>

- Polysilicon gate is resistive:
 - ρ_{poly} 25 Ω /sq.
 - $\rho_{\text{silicided poly}}$ **4** Ω /sq.

resistance of non-interdigitated gate:

 $R_{g} = \rho_{poly} \cdot \frac{W}{L}$

series noise due to gate resistance:

$$e_{ng}^2 = 4kT \cdot R_{eq}$$

Layout	Req driven and and	Req driven beth and
	ariven one end	ariven both ends
Single finger	Rg/3	Rg/12
Interdigitated n fingers	Rg/3n ²	Rg/12n ²

FET with interdigitated layout

mega



n gate fingers n = 4

- Resistive substrate couples to the channel via the back transconductance g_{mb}.
- Substrate resistance is distributed.



CdLT Porquerolles 2013

(<u>)mega</u>

Waffle iron layout

Substrate contacts, guard ring, multiple gate fingers contacted both ends

<u>()mega</u>



- PMOS lower 1/f noise
- NMOS white series noise advantage over PMOS diminishes each generation
- PMOS can be operated at reverse V_{BS} to reduce bulk resistance noise
- PMOS lower tunneling current at ultra-thin t_{ox}
- Single-supply operation of PMOSinput preamp awkward:



mega



Secondary noise sources [Paul O'Connor BNL] Omega

- i_{B1}² and i_{B2}² are effectively in parallel with the input transistor
- Their contribution to input (white) thermal series noise is (g_{mB1,2}/g_{m1})².
- We minimize their g_m w.r.t. that of M1
- g_{mB1,2} = $\sqrt{2\mu C_{ox}WI_D}/L$
- use <u>low</u> W/L (i.e. long-gate) devices with large or degenerate with source resistor.
- Keep W/L as small as possible (thus V_{gs} - V_T large) while keeping $V_{DS} > V_{gs}$ - V_T .
- Various ways to optimize.


X 1



NET=C3 N

SIMetrix

Example : bandwidth and EMC of simple charge preamp

- Simulate impulse response
- Frequency response
- Input impedance
- Ballistic deficit
- Effect of amplifier gain
- Effect of resistive feedback
- Test pulse injection
- Effect of input capacitance
- Parasitic inductance
- Capacitive crosstalk
- Resistive/Inductive
 ground return

mega



 all charge preamplifiers need DC feedback element to discharge the input node and stabilize the bias point

<u>()mega</u>

- usually, a resistor in the MΩ GΩ range is used
- monolithic processes don't have high value resistors
- we need a circuit that behaves like a high resistor and is also
 - insensitive to process, temperature, and supply variation
 - low capacitance
 - lowest possible noise
 - linear



$$i_n^2 = \frac{4kT}{Re\{Z_{in}\}}$$

Physical resistor

- always accompanied by parasitic capacitance
- de-stabilizes circuit and increases noise
- noise higher than 4kT/R by factor ~ RC/t_m



Pulsed reset by MOS switch

- sampled noise √kTC_F
- Qinj noise from switch control voltage

leakage current integrates on output node dV_{out}/dt = I_L/C_F

CdLT Porquerolles 2013

(<u>)mega</u>



O'Connor et al., TNS v44 n3 (1997) De Geronimo et al., NIM A421 (1999) De Geronimo et al., TNS v47 n4 (2000)

- provides effective current gain -N
- full compensation (high linearity)
- minimum noise (thermal)
- requires baseline stabilization
- can be realized in multiple stages



Krummenacher, NIM A350 (1991) Ludewigt et al., TNS v41 n4, (1994) Vandenbussche et al., TNS v45, n4 (1998) Manfredi et al., Nucl.Phys.B 61B, Proc.Suppl. (1998)

- noise can be high
- requires baseline stabilization at high rates
- compensation an issue

CdLT Porquerolles 2013

mega



Santiard et al., CERN-ECP/94-17 (1994) Chase et al., NIM A409 (1998) Sampietro et al., Elec.Lett. v34 n19 (1998)

- noise can be high (large values of R and N required)
- linearity an issue
- parasitic capacitor an issue
- compensation available in some configurations
- requires baseline stabilization



Blanquart et al., NIM A395 (1997) Blanquart et al., NIM A439 (2000)

- MOSFET operates in saturation only when there is signal activity
- noise can be high (it requires Ibias > Idet)
- parasitic capacitor an issue
- suitable for Time-Over-Threshold processing techniques
- requires baseline stabilization at high rates
- linearity an issue
- compensation an issue

CdLT Porquerolles 2013

<u>()mega</u>



- <u>Classical</u>
 - $RF \cdot CF = RC \cdot CC$
 - Zero created by RC,CC cancels pole formed by RF, CF

()mega



G. Gramegna, P. O'Connor, P. Rehak, S. Hart, "CMOS preamplifier for low-capacitance detectors", NIM-A 390, May 1997, 241 – 250.

- IC Version
 - CC = N \cdot CF
 - $(W/L)_{MC} = N \cdot (W/L)_{MF}$
 - Zero created by MC, CC cancels pole formed by MF, CF
 - Rely on good matching characteristics of CMOS FETs and capacitors

Examples : pixels





<u> Mega</u>

25 jun 2013



ATLAS ABCN

CdLT Porquerolles 2013

<u> Mega</u>

Examples : switching preamp mega **XFEL AGPID** Adaptive Gain multiple (3) scaled feedback cap å 16000 Freset preamp (60fF/3pF/10pF) ... 15000 settling time 1:35:4 gain reduction(s) ٠ 30~60ns 14000 13000 . 16000 12000 further charge 14000 11000 integration Output of the ADC 12000 10000 220 10000 100 120 140 160 180 200 delay (ns) 8000 6000 4000 1000 phot 2000





© G. Bertuccio (INFN Milano)

IEEE TRANSACTIONS ON NUCLEAR SL 'UN CE, VOL. 56, NO. 3, JUNE 2009

Noise Minimization of MOSFET Input Charge Amplifiers Based on $\Delta \mu$ and $\Delta N \ 1/f$ Models

Giuseppe Bertuccio and Stefano Caccia

Abstract-The optimization of the noise performance of integrated complementary metal-oxide semiconductor (CMOS) charge amplifiers is studied in detail considering accurate 1/ noise modeling for the input metal-oxide semiconductor field-effect transistor (MOSFET) biased in a strong inversion-saturation region. This paper aims to generalize and correct previously published analyses which have been based on two limiting and sometimes not applicable assumptions: a fixed MOSFETs bias current and the general validity of the McWhorter 1/f noise model. This study considers the two main 1/f noise models: 1) the mobility fluctuation, known as $\Delta \mu$ or Hooge model, which is followed by p-channel MOSFETs and 2) the carriers number fluctuation, also known as ΔN or McWhorter model, which is applicable only for n-channel MOSFETs. The front-end noise optimization is made with the 1/f component alone, thus determining the ultimate performance, and also considering the presence of series and parallel white noise sources. It is shown that different design criteria are valid of p- or n-channel MOSFETs: the $\Delta \mu$ model results in an optimum bias current and a different optimum gate width with respect to ΔN model. Two-dimensions suboptimum noise minimization criteria are derived when power or area constraints are imposed to the circuit design. Starting from experimental data on CMOS 1/f noise, examples of application of the presented analysis are shown to predict the lower limits of the 1/f noise contribution for the currently available CMOS technologies.

Index Terms—Charge amplifier, complementary metal–oxide semiconductor (CMOS) integrated circuit (IC), integrated circuits (ICs), low-noise circuit, 1/f noise. amplifier concept for radiation detector readout [3], a large variety of implementations have been studied and developed in volving all types of front-end devices and technologies (junction field-effect transistor (JFET), metal semiconducor fieldeffect transistor (MESFET), high-electron mobility transistor (HEMT), bipolar junction transistor (BJT), metal-oxide semiconductor field-effect transistor (MOSFET)) in order to maximize performance in terms of speed, noise, power consumption, or chip area. In the last five years, intense attention has been given to the design of charge amplifiers implemented in CMOS technologies because of their advantages in terms of high integration density, low power consumption, wide bandwidth and digital logic integration, as required in many applications.

1511

The most common objective in CSA design is the minimiztion of the equivalent noise charge (ENC), which requires careful design of the input stage. In particular, the 1/f noi associated with the drain current of the input device plays major role in ultra low-noise design, as recently demonstrati with CSA with noise levels of a few electrons root mean squa (rms) [4].

Previous works have studied the noise optimization of CMC CSA but with two restrictive and sometimes not applicable a sumptions: 1) a fixed bias current of the input MOSFET, main determined by power consumption or bandwidth constraints ar 2) the general validity of the McWhorter 1/f model (see ne section) [5]–[10]. In our analysis, we remove both of these a



 $\begin{cases} \text{ENC}_{\text{tot}(\Delta\mu)}^2 = k_{ws} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \frac{1}{\sqrt{I}} \frac{1}{\tau} \\ + k_{\Delta\mu} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G^2}} \sqrt{I} + k_{up} \tau \\ I > R + I \end{cases}$



G. Bertuccio, S. Caccia IEEE Trans. Nucl Sci. 56, 2009, pp. 1511







G. Bertuccio et al., NIM, A 579, 2007, pp. 243

25 iun 2013



- Transfer function
 - Using an OTA with gain Gm
 - $I_{OUT} = V_{OUT} / Z_1 + (V_{OUT} V_{IN}) / Z_F$
 - $I_{IN} = V_{IN} / Z_S (V_{OUT} V_{IN}) / Z_F$
 - $I_{OUT} = GmV_{IN}$
 - $V_{out}(\omega)/i_{in}(\omega) = Z_{F} / (1 + (1 + 1))$ $+Z_{\rm F}/Z_{\rm S})(1+Z_{\rm F}/Z_{\rm I})/({\rm Gm}-1/Z_{\rm F}))$ ~ - 7f
 - Input impedance : ~Zf/GmZ₁
 - Output impedance : ~1/Gm
- Effect of pole splitting $(Z_F = C_F)$
 - $ZS=RS/(1+sR_SC_S)$, $Z_F=1/sC_F$
 - Dominant pole : 1/GmR_SR_LC_F
 - Second pole : $GmC_F/(C_SC_F+C_IC_F+C_SC_I)$

Current conveyors

• Formal description as CCI, CCII

$$\begin{pmatrix} Iy \\ Vx \\ Iz \end{pmatrix} = \begin{pmatrix} 0 & 1/0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{pmatrix} \begin{pmatrix} Vy \\ Ix \\ Vz \end{pmatrix}$$



<u>(mega</u>

- View it as an ideal transistor
 - Vout = Vin
 - lout = lin



- Common base
 - Input impedance $Rin = 1/g_m$
 - Output impedance: Rout = $(1+g_mR_S)r_0$
 - Current gain : A_i ~ 1
 - Very fast : Frequency response : ~ F_T
- Super common base

- Current mirror :
 - Same V_{BE} => same current
 - Input impedance : R_{in} = 1/g_{m1}
 - Output impedance : Rout = 1/r₀₂
 - Can be increased with composites
 - Current ratio : $I_{C2}/I_{C1} = 1$
 - Can be increased by changing the area

CdLT Porquerolles 2013

 α_0/g_m





Current conveyors

- ICON : symetrical current conveyor
 - CB + mirror
- Input impedance : 1/gm
- Output impedance : 1/g_{DS}



<u> Mega</u>

Example ATLAS ØT preamps

- Line terminating preamplifiers
 - No noise penalty at fast shaping
 - ENC ~ en/Z*tp

 $Z = \frac{1 - \omega R_C C_d \tan \omega t_d}{j \omega C_d + j \tan \omega t_d / R_C}$

- Current sensitive configuration
 - Avoids saturation with large and long LAr pι
 - Parallel noise negligible with fast shaping
 - Bipolar transistors, exhibit superior series $n \underbrace{\bigcup_{i=1}^{2}}_{i=1}^{18000}$





25 iun 2013



SCB conveyor

- Current conveyor
 - « Super common base » configuration
 - low input impedance, small « equivalent inductance » (<20 nH)
 - $Zin = 1/g_{m1}g_{m2}R_c = 10-100\Omega$
 - good performance of SiGe
- Variable output mirrors : 8 bits = gain adjus





mega





<u>(mega</u>

• residual $\leq \pm 1\%$ @ [0.7V 3V]

•
$$V_{tune} \sim V_{set} - V_{th}$$

output tune range [0.3V 1.9V]
 > 1.5V

Wei Shen	KLauS status Update	July 06. 2010

- Transimpedance open loop amplifier
 - Vout = Zt(f) lin- or i ε
- Low impedance inverting input
 - Current error signal (iε)
- Dissymetric inputs
 - High impedance non-inverting input
 - Low impedance inverting input
 - Buffer that ensures Vin- = vin+
- State Equation :

Vin- = Vin+ Vout = $Zt(\omega)$ Iin -

- Transimpedance varies with frequency
 - $Zt(\omega) = Rt/(1 + j\omega/RtCt)$
 - Typ : Rt=1M Ω , Ct=100 fF => $f_0 \sim 1.6$ MHz



mega



Practical realization

- CCII + buffer : "diamond"
- Commercial products : CLC400 (90's)
- Custom design in 0.35µ



CdLT Porquerolles 2013

<u> Mnega</u>

High speed preamps...

Contraction of the second seco





<u> Mega</u>



Noise and jitter

- Electronics noise dominated by series noise en
 - Large detector capacitance
 - For voltage preamp and load resistor RL,
 - Output rms noise Vn²=(en²+4kTRs) G² π/2*BW_{-3dB}
 - Typical values : Rs=50 Ω , en=1 nV/ \sqrt{Hz} Vn=1 mV for G=10, BW=1GHz
 - For current sensitive preamps, possible noise peaking due to Cd
- Jitter
 - Part due to electronics noise :
 - $-\sigma t = \sigma v / (dV/dt)$
 - Minimized by increasing BW



CdLT Porquerolles 2013

mega

Power and speed with SiGe

BJT : best g_m/I ratio $(1/U_T)$ •

- Large transconductance with small d

- Speed goes as $F_T = g_m / 2\pi C$ •
 - C~10 fF g_m typ mA/V
 - F_T ~60 GHz for SiGe 0.35µm
 - Interesting for fast preamps
- Not forgetting 100V Early voltage and • $(A \sim mV^*\mu m)$
- $V_{BF} = V_T Ln(I_C/I_S)$
- Large swing : V_{CEsat} ~3 U_T











High speed configurations

- Open loop configurations : current conveyors, RF amplifiers
- Usually designed at transistor level MOS or SiGe

Current conveyors

- Small Zin : current sensitive input
- Large Zout : current driven output
- Unity gain current conveyor
- E.g. : (super) common-base configuration
- Low input impedance : Rin=1/gm
- Transimpedance : Rc
- Bandwitdth : 1/2nRcCu > 1 GHz



• RF amplifiers

• Large Zin : voltage sensitive input

mega

- Large Zout : current driven output
- Current conversion with resistor R_S
- E.g. common-emitter configuration
- Transimpedance : -gmRcRs
- Bandwitdth : 1/2nRsCt



(mega

Testboard #3	RF (Common Emitter)	Common Base	Super Common Base
With 100pf/50 Ohm injector (SiPM emulation)		Vb_cb : 400 #DAC	Vb_scb : 1023 #DAC
Noise floor (pedestal)	185-187 #DAC / 1.196V	216-224 #DAC / 1.259V	340-342 #DAC / 1.514V
Signal value @ 10pe	235 #DAC / 1.300V	137 #DAC / 1.085V	115 #DAC / 1.038V
Signal amplitude @ 10pe (signal minus pedestal)	50 #DAC / 110mV	83 #DAC / 174mV	226 #DAC / 476mV
Gain (mV/pe)	10.4mV/pe (5 #DAC/pe)	17.4mV (8.3 #DAC)	47.6mV/pe (22.6 #DAC/pe)
Jitter - threshold 1 pe @10pe	13ps RMS	6ps RMS	8ps RMS
Jitter - threshold 3 pe @10pe	8ps RMS	6ps RMS	8ps RMS
With 100nF DC block (for voltage gain & BW meas.)	18mV injection	18mV injection	7mV injection
Signal Value	267 #DAC / 1.371V	41 #DAC / 0.884V	192 #DAC / 1.2V
Signal amplitude (signal minus pedestal)	81 #DAC / 175mV	179 #DAC / 375mV	150 #DAC / 320mV
Voltage gain (before 50 ohm bridge => factor of 0 .5)	4.86 V/V	10.4 V/V	22.5 V/V
Bandwidth, after discriminator (Δt 10% T50% meas.)	Δt : 150ps / 660MHz	Δt : 360ps / 280MHz	Δt : 400ps / 250MHz

With 1pe-=160 fC

40 Gb/s transimpedance amplifier

« Simple architecture » • - CE + CC configuration CHIP - SiGe bipolar transistors CC outside feedback loop V_Q « pole splitting » 100 Ω modeling the PD output 900 Ω $R_{\rm F}$ ^IPD ∟1 000 CE R_E input $1 \text{ k}\Omega$ C_{PD} Q100 fF - 6 V C_2 C

CdLT Porquerolles 2013

<u>(mega</u>

Conclusion

 A good preamp is necessary but not enough to make a good chip....



CdLT Porquerolles 2013

<u>(mega</u>



Closed loop gain

- Inverting voltage gain
 - lin- = -Vin/Rg Vout/Rf
 - Vout = Zt lin-

$$\frac{V_0}{V_i} = -\frac{R_f}{R_g} \frac{1}{1 + \frac{R_f}{Z_T}}$$

- Bandwidth
 - Replacing Zt= Rt/(1 + jω/RtCt)

 $\frac{V_0}{V_i} = -\frac{R_f}{R_g} \frac{1}{1 + j \,\omega R_f C_T}$

- Bandwidth depends only on Rf (not Rg)
- Bandwidth independent of closed loop gain !







Stability analysis

- Evaluation of feedback ratio : $\beta = \text{lin-/Vout} = 1/\text{Rf}$
- Stability if $|1/a\beta| > 1$
- Gives a Rfmin such that a(p2) = Rfmin (phase margin 45°)



mega

2nd order effects

- Input buffer has finite impedance : R0 (typ 50Ω)
- Calculating feedback β :

$$i_{\varepsilon} = \frac{V_x}{R_f + R_g //R_0} \frac{R_g}{R_g + R_0}$$

$$\frac{1}{\beta} = R_f \cdot \left(1 + \frac{R_0}{R_g / / R_f}\right)$$

- Bandwidth changes with closed loop gain A₀=1+R_f/R_g
 - $f-3dB = f_0 Z_0 / (1+R_0 A_0)$
 - Rf can often be decreased to \tilde{h}_{N} keep 1/B = Rfmin





Intel CMOS Transistor Architecture Evolution in the Last Decade



CMOS scaling has evolved from classical <u>dimensional scaling</u> to modern scaling <u>with innovations in structures and materials</u>

IEDM '10, San Francisco

7



Complex Technologies



32 nm RF CMOS Technology



mixed signals/RF features to meet RF SoC requirements

C.-H. Jan, Dec/10

IEDM '10, San Francisco

25 jun 2013

⁶⁸CdLT

5



RF CMOS Technology Performance Metrics



What are the impacts of CMOS scaling on these metrics?

C.-H. Jan, Dec/10

IEDM '10, San Francisco

11 69 CdLT

25 jun 2013

Generic MOSFET scaling trends

Novel materials and architectures

http://www.sematech.org/meetings/archives/symposia/9027/pres/Session%202/Jammy_Raj.pdf









Signal & Source modelization

Vacuum Photomultipliers

- $G = 10^5 10^7$
- $Cd \sim 10 \ pF$
- L ~ 10 nH





Silicon Photomultipliers $G = 10^5 - 10^7$ C = 10 - 400 pFL = 1 - 10 nH







<u> Mega</u>

SiPM modelization

• Modelization by Corsi et al [NIM A572 2007]

SiPM IRST, N = 625, $V_{\text{bias}} = 35 \text{ V}$

<u> Mega</u>



[F. Corsi et al. NIM A572]

$R_{\rm q}$ (k Ω)	393.75
$V_{\rm br}$ (V)	31.2
Q (fC)	148.5
$C_{\rm d}$ (fF)	34.13
$C_{\rm s}({\rm fF})$	4.95
$C_{\rm g}$ (pF)	27.34



Fig. 2. Fitting of real data with the simulation results on the device model.

25 jun 2013
Electrical model of a SiPM

- R_q : quenching resistor (hundreds of kΩ) C_d : junction capacitance (few tens of fF) C_q : parasitic capacitance in parallel
 - to R_q (few tens of fF, $C_q < C_d$)
- I_{AV}: SiPM ~ ideal current source current source modeling the
- total charge delivered by a cell during the avalanche $Q = \Delta V(C_d + C_q)$
- C_g: parasitic capacitance due to the routing of Vbias to the cells (metal grid, few tens of pF)





1) the peak of V_{IN} is independent of R_s

A constant fraction Q_{iN} of the charge Q delivered during the avalanche is instantly collected on $C_{tot}=C_g+C_{eq}$.

- 2) The circuit has two time constants:
- $\tau_{IN} = R_L C_{tot}$ (fast)
- $\tau_r = R_q (C_d + C_q)$ (slow)

Decreasing R_s , the time constant τ_{IN} decreases, the current on R_s increases and the collection of Q is faster

F. Corsi, C. Mazzocca et al.





Pulse shape:

The two current components show different behavior with Temperature

→ fast component is independent of T because stray C_q couple with external R_{load} (no dependence on T) while R_q is strongly dependent on T

(we used low light level, BW filters against noise and AC coupling \rightarrow difficult to disentangle the two components) $\frac{7}{4}$ 7/2 • Most front-ends follow a similar architecture



- N Very small signals (fC) -> need amplification
- n Measurement of amplitude and/or time (ADCs, discris, TDCs)
- n Several thousands to millions of channels
- n Trends : high speed, low power

mega



Detector(s)

- A large variety
- A similar modelization



6x6 pixels,4x4 mm² HgTe absorbers, 65 mK 12 eV @ 6 keV



PMT in ANTARES







A few (personal) comments

- Strong push for high speed front-end > GHz
 - Essential for timing measurements
 - Several configurations to get GBW > 10 GHz
 - Optimum use of SiGe bipolar transiistors
- Voltage sensitive front-end
 - Easiest : 50Ω termination, many commercial amplifiers (mini circuit...)
 - Beware of power dissipation
 - Easy multi-gain (time and charge)
- Current sensitive front-end
 - Potentially lower noise, lower input impdance
 - Largest GBW product
- In all cases, importance of reducing stray inductance



mega

- Signal
 - Signal = current source
 - Detector = capacitance C_d
 - Quantity to measure
 - Charge => integrator needed
 - Time => discriminator + TDC
- Integrating on Cd
 - Simple : $V = Q/C_d$
 - « Gain » : 1/C_d : 1 pF -> 1 mV/fC
 - Need a follower to buffer the voltage...
 => parasitic capacitance
 - Fast : speed of buffer
 - Gain loss, possible non-linearities
 - crosstalk
 - Need to empty Cd…



Monolithic active pixels

© R Turchetta RAL M. Winter (IN2P3)

CdLT

<u>()mega</u>

- Collect charge by diffusion
- Read ~100 e- on Cd~10fF = few mV





CMOS Image Sensor Technology a



Pinned photodiode:

- 1/10 dark current
- Integration capacitance is small (floating diffusion)
- Correlated-Double-Sampling -> no more kT/C
- Sharing of in-pixel electronics

CMOS Image Sensor Technology or



²⁵ jun 2013

82

Example : designing a charge preamp (3)

- Small signal equivalent model
 - Transistors are replaced by hybrid π model
 - Allows to calculate open loop gain



mega

Transconductance amplifier (OTA)

- Voltage input : large Zin
- Current output : large Zout
- V2I conversion : lout= Gm(ω) Vin diff
- Simplest form : transistor Common Emitter
 - Voltage controlled current source g_mv_{BE}
 - Transconductance : $\mathbf{g}_{m} = \partial I_{C} / \partial V_{BE} = I_{C} / U_{T}$
 - Can be varied by changing I_C
 - Large input resistance $r_{\pi} = \beta_0 / g_m$
 - Large output resistance $r_0 = V_A/I_C$
- Add current mirror to get iout to GND
- Add differential pair for differential pair



nega

High frequency hybrid model of bipolar

OTA open loop gain simulation

• Differential input voltage, 1 Ω output load



CdLT Porquerolles 2013

<u>(mega</u>

OTA frequency response

- Dominant pole : Z_{OUT}C_{LOAD}
- Second pole : mirrors C/gm



CdLT Porquerolles 2013

<u> Mnega</u>

Voltage Feedback Operationnal Amplifiers

- Back to the 70's : LM741
 - 3 stages : Paraphase=CE, Darlington=CE
 - G0 = 200 000, f0 = 5Hz, GBW = 1 MHz, F



CdLT Porquerolles 2013

<u>()mega</u>

aVo

+ VA

Vd

Voltage Feedback Operationnal Amplifiers

- Breakthrough in the 90's
 - 2 stages : Cascode =CE,
 - Pd = 250 mW
 - G0 = 1000
 - f0 = 500 kHz
 - GBW = 500 MHz



<u>()mega</u>





25 jun 2013

Charge preamp seen from the input

- Input impedance with ideal opamp
 - Zin = Zf / G+1
 - Zin->0 for ideal opmap
 - « Virtual ground » : Vin = 0
 - Minimizes sensitivity to detector impedance
 - Minimizes crostalk
- Input impedance with real opamp
 - $Zin = 1/j\omega G_0C_f + 1/G_0\omega_0 C_f$
 - Resistive term : Rin = 1/ $G_0 \omega_0 C_f$
 - Exemple : $w_c = 10^{10} \text{ rad/s } C_f = 1 \text{ pF} => \text{Ris} 100 \Omega$
 - Determines the input time constant :
 - $t = R_{eq}C_{d}$
 - Good stability= (...!)
 - Equivalent circuit :



mega

25 iun 2013