

# Design and Calibration Techniques for SAR and Pipeline ADCs

# Yun Chiu

Erik Jonsson Distinguished Professor Texas Analog Center of Excellence University of Texas at Dallas

# **Course Outline**

- Principles of Multistep A/D Conversion
- Architectural Redundancy
- Error Mechanisms and Digital-Domain Calibration
- Error-Parameter Identification
  - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
  - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
- Energy Efficiency and Trend
- Summary

# **Course Outline**

### Principles of Multistep A/D Conversion

- Architectural Redundancy
- Error Mechanisms and Digital-Domain Calibration
- Error-Parameter Identification
  - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
  - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
- Energy Efficiency and Trend
- Summary

# What is A/D Conversion?



- Quantization = division + normalization + truncation
- V<sub>FS</sub> is the Full-Scale range of ADC determined by V<sub>ref</sub>.

# **Quantization Error (or Noise)**



- N is large
- $V_{in} >> \Delta$ ,  $V_{in}$  is active
- ε is <u>uniformly</u> distributed



"Random" quantization error is usually regarded as noise.

Ref. [1]

# **Flash ADC – Exhaustive Search**



- Massive parallelism
- Very fast
- Reference ladder consists of 2<sup>N</sup> equal size resistors
- Input is compared to 2<sup>N</sup>-1 reference voltages
- Throughput =  $f_s$
- Complexity = 2<sup>N</sup>
- Flash ADC is rarely used for beyond 6-8 bits due to complexity.

# Long Division (Decimal Case)



### **Quantization (Binary Case)**

N = 3, FS = 1000,  $\Delta$  = 1000/8 = 125, V<sub>in</sub> = 735



• The procedure is also known as "binary search".

# Successive-Approximation (SAR) ADC



SAR = 1 comparator + 1 DAC + digital logic

### **Binary Search – MSB Cycle**

N = 3, FS = 1 V, 
$$\Delta$$
 = 0.125 V, V<sub>in</sub> = 0.735 V

0.735V



① 
$$V_X = V_i - 0.5V;$$

② if V<sub>X</sub> > 0, MSB = 1, keep current V<sub>X</sub> → V<sub>X</sub>; otherwise, MSB = 0, restore V<sub>X</sub> → V<sub>X</sub> + 0.5V;

### **Binary Search – MSB-1 Cycle**

N = 3, FS = 1 V, 
$$\Delta$$
 = 0.125 V, V<sub>in</sub> = 0.735 V





① 
$$V_X = V_X - 0.25V;$$

② if V<sub>X</sub> > 0, MSB-1 = 1, keep current V<sub>X</sub> → V<sub>X</sub>; otherwise, MSB-1 = 0, restore V<sub>X</sub> → V<sub>X</sub> + 0.25V;

### **Binary Search – MSB-2 Cycle**

N = 3, FS = 1 V, 
$$\Delta$$
 = 0.125 V, V<sub>in</sub> = 0.735 V





① 
$$V_X = V_X - 0.125V;$$

② if V<sub>X</sub> > 0, MSB-2 = 1, keep current V<sub>X</sub> → V<sub>X</sub>; otherwise, MSB-2 = 0, restore V<sub>X</sub> → V<sub>X</sub> + 0.125V;

### **Quantization (Binary) Modified...**

N = 3, FS = 1000, 
$$\Delta$$
 = 1000/8 = 125, V<sub>in</sub> = 735



• Always use the same divisor but amplify the residue.

# Algorithmic (Cyclic) ADC



- Fixed comparison threshold ( $V_{FS}/2$ ) + 1-b DAC + Residue Amplifier
- Modified "Binary Search"

## **Bit Cycles**



• Comparison  $\rightarrow$  if  $V_X < V_{FS}/2$ , then  $b_j = 0$ ; otherwise,  $b_j = 1$ 

• Residue generation  $\rightarrow V_o = 2 \cdot (V_X - b_j \cdot V_{FS}/2)$ 

# **Pipelined ADC**



• Algorithmic ADC loop unrolled  $\rightarrow$  pipeline enables high throughput

## **Presentation Outline**

- Principles of Multistep A/D Conversion
- Architectural Redundancy
  - Error Mechanisms and Digital-Domain Calibration
  - Error-Parameter Identification
    - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
    - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
  - Energy Efficiency and Trend
  - Summary

### What happens with circuit offsets?



Nearly zero tolerance on circuit offset errors!!

# **Over-range & Under-range Comparators**



# Redundancy (a.k.a. DEC or RSD)

#### <u>Original</u>

#### w/ Redundancy



• 4-level (2-bit) DAC required instead of 2-level (1-bit) DAC

### **Complementary Analog-Digital Information**



- Max tolerance of comparator offset is ±V<sub>FS</sub>/4 → simple comparators
- Key to understand redundancy:





### From 1-bit to 1.5-bit Architecture





### From 1-bit to 1.5-bit Architecture





# From 1-bit to 1.5-bit Architecture



• Center the two thresholds  $\rightarrow$  optimal symmetric offset tolerance

### **The 1.5-bit Architecture**



- 3 decision levels  $\rightarrow ENOB = \log_2 3 = 1.58$
- Max tolerance of comparator offset is ±V<sub>R</sub>/4
- An implementation of the Sweeny-Robertson-Tocher (SRT) division principle
- The conversion accuracy relies on the loop-gain error, i.e., the gain error and nonlinearity
- A 3-level DAC is required

### Can the same technique be applied to SAR?

Ref. [2]

# **1.5-bit Multiplier DAC (MDAC)**



- 2X gain + 3-level DAC + subtraction all integrated
- Can be generalized to n.5-bit architectures

# 2.5-bit Multiplier DAC (MDAC)



• 4X gain + 7-level DAC + subtraction all integrated

# **Residue Transfer Function (2.5b MDAC)**



• Only <u>half</u> of the internal dynamic range is used under ideal condition!

### With comparator offset



# **Internal Redundancy**



• Comparator and amplifier offsets tolerated by *internal redundancy*.

### How does Redundancy work in SAR?



• Binary search is efficient, but displays zero error tolerance.

# **Binary Search Revisited**



• When everything is ideal...

# **Binary Search w/ Dynamic Error**



• Settling error, comparator hysteresis etc.

# **Overlapping Search Ranges**



• Results indicate decision trajectory, no longer binary-coded.

# **Redundancy of Sub-binary Search**



• Dynamic errors absorbed by redundancy.

# **SAR Redundancy**

- Redundant conversion consumes more bit cycles, but can recover intermediate decision errors.
- Redundancy can be exploited to expedite conversion progress or to save power.
- DAC levels (matching) still need to be accurate.
  (will come back to this later...)
## **Presentation Outline**

- Principles of Multistep A/D Conversion
- Architectural Redundancy

#### Error Mechanisms and Digital-Domain Calibration

- Error-Parameter Identification
  - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
  - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
- Energy Efficiency and Trend
- Summary

# **Pipelined ADC Errors (I)**



- Capacitor mismatch
- Op-amp finite-gain error and nonlinearity
- Charge injection and clock feed-through (S/H)
- Settling error





# **Pipelined ADC Errors (II)**



#### DAC bit-encoding scheme

$d_j$	-3	-2	-1	0	1	2	3
d <sub>j,1</sub>	-1	-1	-1	-1	-1	0	1
d <sub>j,2</sub>	-1	-1	-1	0	1	1	1
d <sub>j,3</sub>	-1	0	1	1	1	1	1

 $\mathbf{d_{j}} = \mathbf{d_{j,1}} + \mathbf{d_{j,2}} + \mathbf{d_{j,3}}$ 



IN2P3, 5/20/15

# **RA Gain Error and Nonlinearity**



## **RA Gain Error and Nonlinearity**



• Raw accuracy is usually limited to 10-12 bits w/o error correction.

## **RA Gain Error and Nonlinearity**



• Raw accuracy is usually limited to 10-12 bits w/o error correction.

# The Basic Idea of Digital Calibration



**Calibration** = <u>efficient</u> digital processing to undo <u>certain</u> analog errors



# **Two Essential Components of Dig. Cal.**

- 1. A digital-domain technique (e.g. equation) to recover accurate analog information from raw digital output
  - Treat analog precision or linearity only
  - Neglect small consequence on SNR

$$A_{CL} \approx -\frac{C_{1}}{C_{2}} \left( 1 - \frac{1}{\beta A} \right) = \# \qquad V_{i} - \bigvee_{A_{CL}} \bigvee_{A/D} \xrightarrow{D_{o}} \bigcup_{A/D} \bigcup_{A$$

- 2. An algorithm to identify the error parameters
  - Foreground vs. Background techniques

## **Linear MDAC Correction**

Analog residue function:

$$\mathbf{V}_{j} = \left(\mathbf{d}_{j,1} \cdot \frac{\mathbf{C}_{1}}{\sum \mathbf{C}} + \mathbf{d}_{j,2} \cdot \frac{\mathbf{C}_{2}}{\sum \mathbf{C}} + \mathbf{d}_{j,3} \cdot \frac{\mathbf{C}_{3}}{\sum \mathbf{C}}\right) \cdot \mathbf{V}_{r} + \mathbf{V}_{j+1} \cdot \frac{\mathbf{C}_{4} + \sum \mathbf{C}/\mathbf{A}}{\sum \mathbf{C}}$$

Normalized residue function:

$$\frac{V_{j}}{V_{r}} = \left(d_{j,1} \cdot \frac{C_{1}}{\sum C} + d_{j,2} \cdot \frac{C_{2}}{\sum C} + d_{j,3} \cdot \frac{C_{3}}{\sum C}\right) + \frac{V_{j+1}}{V_{r}} \cdot \frac{C_{4} + \sum C/A}{\sum C}$$

$$\frac{V_{j}}{V_{r}} = \left(d_{j,1} + d_{j,2} + d_{j,3}\right) \cdot \frac{1}{4} + \frac{V_{j+1}}{V_{r}} \cdot \frac{1}{4} = \left[d_{j} \cdot \frac{1}{4} + \frac{V_{j+1}}{V_{r}} \cdot \frac{1}{4}\right] \quad \text{(so ideal residue function)}$$

**Digital representation:** 

$$\begin{array}{c} & D_{j} = \left(d_{j,1} \cdot \beta_{j,1} + d_{j,2} \cdot \beta_{j,2} + d_{j,3} \cdot \beta_{j,3}\right) + D_{j+1} \cdot \alpha_{j} \\ & = \sum_{k} d_{j,k} \cdot \beta_{j,k} + D_{j+1} \cdot \alpha_{j} \end{array}$$

$$\begin{array}{c} = \sum_{k} d_{j,k} \cdot \beta_{j,k} + D_{j+1} \cdot \alpha_{j} \end{array}$$

$$\begin{array}{c} = \sum_{k} d_{j,k} \cdot \beta_{j,k} + D_{j+1} \cdot \alpha_{j} \end{array}$$

# **Bit-Weight (Radix) Correction**

#### For 1-b or 1.5-b MDAC:

#### Alternatively,

$$\begin{aligned} \mathsf{D}_{1} &= \mathsf{D}_{\mathsf{in}} \\ &= \dots + \frac{\mathsf{d}_{j}}{2^{\mathsf{j}}} \cdot \left(1 + \Delta_{\mathsf{j}}\right) + \frac{\mathsf{d}_{\mathsf{j+1}}}{2^{\mathsf{j+1}}} \cdot \left(1 + \Delta_{\mathsf{j+1}}\right) + \frac{\mathsf{d}_{\mathsf{j+2}}}{2^{\mathsf{j+2}}} \cdot \left(1 + \Delta_{\mathsf{j+2}}\right) + \dots \\ &= \dots + \frac{\left(\mathsf{d}_{\mathsf{j}} + \mathsf{d}_{\mathsf{j}}\Delta_{\mathsf{j}}\right)}{2^{\mathsf{j}}} + \frac{\left(\mathsf{d}_{\mathsf{j+1}} + \mathsf{d}_{\mathsf{j+1}}\Delta_{\mathsf{j+1}}\right)}{2^{\mathsf{j+1}}} + \frac{\left(\mathsf{d}_{\mathsf{j+2}} + \mathsf{d}_{\mathsf{j+2}}\Delta_{\mathsf{j+2}}\right)}{2^{\mathsf{j+2}}} + \dots \end{aligned}$$

## **Bit-Weight (Radix) Correction**



1.5b MDAC residue nonlinearity

radix error: needs multiplication segmental offset: addition only

# **Nonlinear MDAC Correction**

Analog representation:

$$\mathbf{V}_{j} = \left(\mathbf{d}_{j,1} \cdot \frac{\mathbf{C}_{1}}{\sum \mathbf{C}} + \mathbf{d}_{j,2} \cdot \frac{\mathbf{C}_{2}}{\sum \mathbf{C}} + \mathbf{d}_{j,3} \cdot \frac{\mathbf{C}_{3}}{\sum \mathbf{C}}\right) \cdot \mathbf{V}_{r} + \mathbf{V}_{j+1} \cdot \frac{\mathbf{C}_{4} + \sum \mathbf{C} / A(\mathbf{V}_{j+1})}{\sum \mathbf{C}}$$

Normalized analog representation:

$$\frac{\mathbf{V}_{j}}{\mathbf{V}_{r}} = \left(\mathbf{d}_{j,1} \cdot \frac{\mathbf{C}_{1}}{\sum \mathbf{C}} + \mathbf{d}_{j,2} \cdot \frac{\mathbf{C}_{2}}{\sum \mathbf{C}} + \mathbf{d}_{j,3} \cdot \frac{\mathbf{C}_{3}}{\sum \mathbf{C}}\right) + \frac{\mathbf{V}_{j+1}}{\mathbf{V}_{r}} \cdot \frac{\mathbf{C}_{4} + \sum \mathbf{C} / A(\mathbf{V}_{j+1})}{\sum \mathbf{C}}$$

**Digital representation:** 

$$\stackrel{\mathsf{D}_{j} = \left(\mathsf{d}_{j,1} \cdot \beta_{j,1} + \mathsf{d}_{j,2} \cdot \beta_{j,2} + \mathsf{d}_{j,3} \cdot \beta_{j,3}\right) + f\left(\mathsf{D}_{j+1}\right) }{\approx \sum_{k} \mathsf{d}_{j,k} \cdot \beta_{j,k} + \sum_{m} \mathsf{D}_{j+1}^{m} \cdot \alpha_{j,m}} \quad \text{ error parameters: } \{ \alpha_{j,m}, \beta_{j,k} \}$$

<u>Next problem</u>: how to determine { $\alpha_{i,m}$ ,  $\beta_{i,k}$ } precisely?

# Let's try to push this...

Correcting nonlinearity:

"Give me a place to stand on, and I will move the Earth..."



Archimedes, 200 BC



# **On nonlinear correction**

- Memory-less polynomial computation is efficient
  - A few coefficients fits/predicts full-range nonlinearity (requiring digital multipliers and adders mostly)
  - Caveat 1: coefficients depend on signal statistics!
  - Caveat 2: coefficients depend on PVT variations!
- Piecewise-linear or lookup table can be useful
  - Memory, digital power, and cost
  - Complexity and convergence time (esp. tracking speed in background mode)

#### Solution needs to be practical after all...

# **SAR Redundancy Forms (I)**



- Unit-Element DAC
- Best matching
- Arbitrary decision threshold → <u>arbitrary</u> <u>radix</u>
- Redundancy @ each bit
- DAC resolution slightly higher
- Binary-to-Thermo encoder (slow)

# SAR Redundancy Forms (II)



- Binary DAC
- Good matching
- Periodic redundancy → <u>non-uniform radix</u>
- Redundancy @ selective bits
- SAR logic slightly more complex
- Can also use UE DAC

# **SAR Redundancy Forms (III)**



- Sub-binary DAC
- Poor matching
- Uniform redundancy → <u>uniform radix</u>
- Redundancy @ each bit
- Simple layout, simple SAR logic (fast)
- Cannot use UE DAC
- Must calibrate DAC

# **Sub-binary DAC – Construction**



## **Sub-binary DAC – Transfer Function**



$$\textcircled{0} = 011...1 \rightarrow V_{H}$$
$$\textcircled{0} = 100...0 \rightarrow V_{H}$$



<u>Note</u>: only one transition edge shows up

## **Sub-binary DAC – Quantization**

Ref. [5]



## **Sub-binary DAC – Digital Correction**



<u>Next problem</u>: how to determine {w<sub>i</sub>} precisely?

### **Presentation Outline**

- Principles of Multistep A/D Conversion
- Architectural Redundancy
- Error Mechanisms and Digital-Domain Calibration
- Error-Parameter Identification
  - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
  - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
  - Energy Efficiency and Trend
  - Summary

# **Error-Parameter Identification Techniques (BG)**

#### • With PRBS test-signal injection (dither)

- Sub-ADC injection (comparator dither)
- Sub-DAC injection (DAC dither)
- Input injection (Independent Component Analysis)

#### • With two-ADC equalization (test signal free)

- Reference-ADC equalization (training sequence)
- Split-ADC equalization (blind)
- Offset double conversion (ODC) (blind, single ADC)

#### Parameter extraction is what the game is all about...

# **Recent BG Digital Calibration Techniques**



Temes [6,7], Lewis [8], Galton [9,10]...



Lewis [11], Chiu [12], McNeill [13]...

# **PRBS Test-Signal Injection**

# **Comparison of PRBS Injection Techniques**

#### • Sub-ADC injection

- considered as dynamic comparator offset, no removal needed
- higher sub-ADC resolution (injection and ADC matching not req'd)
- works only with busy input

#### • Sub-DAC injection

- needs to be removed in digital output
- higher sub-DAC resolution (injection and DAC matching req'd)
- can work with quiet input

#### • Input injection (sub-DAC + sub-ADC)

- needs to be removed in digital output
- No impact on sub-ADC or sub-DAC resolution
- works only with busy input

# PRBS Test-Signal Injection (Sub-ADC Injection)

#### **Sub-ADC Injection – Comparator Dither**



- In steady state, analog gain  $(G_1)$  and digital gain  $(G_1^{-1})$  cancel exactly.
- $2^{-k} \leq \frac{1}{4}$  to avoid overflow in residue output.
- No need to match injection scaling factor (2<sup>-k</sup>) to the sub-ADC thresholds.

#### **Sub-ADC Injection – Comparator Dither**



- In steady state, analog gain  $(G_1)$  and digital gain  $(G_1^{-1})$  cancel exactly.
- $2^{-k} \leq \frac{1}{4}$  to avoid overflow in residue output.
- No need to match injection scaling factor (2<sup>-k</sup>) to the sub-ADC thresholds.

# **Exploiting Internal Redundancy**

Ref. [14]



- Input falling in shaded region randomly sees one of two RTF's  $\rightarrow$  dithering.
- Decision threshold needs not to be accurate or matched to each other.
- <u>Digitization outcome is independent of PRBS when ADC is ideal !!</u>

#### **Identifying Residue Gain Error**

Segmental offset:  $D_1 = \frac{1}{4} (d_1 + d_1 \cdot \delta_1) + \frac{1}{8} d_2 + \frac{1}{16} d_3 + \dots$ 



If  $V_1 \in \{ \text{region 1} \}$  and T = +1,  $D_1 = D_{\text{ideal}}$ ; if T = -1,  $D_1 = D_{\text{ideal}} - \delta_1$ If  $V_1 \in \{ \text{region 2} \}$  and T = +1,  $D_1 = D_{\text{ideal}} + \delta_1$ ; if T = -1,  $D_1 = D_{\text{ideal}} - \delta_1$ 

IN2P3, 5/20/15

# **Identifying Residue Gain Error**

Calculating correlation:

$$\begin{split} \overline{D_1 \cdot T} &= \frac{1}{2} \Big[ \overline{D_{ideal}} - (\overline{D_{ideal}} - \delta_1) \Big] \cdot \Pr\left(V_1 \in \{ \text{ region 1} \}\right) + \frac{1}{2} \Big[ (\overline{D_{ideal}} + \delta_1) - \overline{D_{ideal}} \Big] \cdot \Pr\left(V_1 \in \{ \text{ region 2} \}\right) \\ &= \frac{1}{2} \delta_1 \cdot \Pr\left(V_1 \in \{ \text{ region 1} \}\right) + \frac{1}{2} \delta_1 \cdot \Pr\left(V_1 \in \{ \text{ region 2} \}\right) \\ &= \frac{1}{2} \delta_1 \cdot \Pr\left(V_1 \in \{ \text{ region 1 or 2} \}\right) \end{split}$$

LMS learning:

- Correlation reveals information about segmental offset.
- Exact size of shaded region is not important (only affects Pr(.)).
- **Key observation:** if ADC is ideal, D<sub>1</sub> must be uncorrelated to T.

# PRBS Test-Signal Injection (Sub-DAC Injection)

# **Sub-DAC Injection – DAC Dither**



- In steady state, analog gain  $(G_1)$  and digital gain  $(G_1^{-1})$  cancel exactly.
- $2^{-k} \leq \frac{1}{4}$  to avoid overflow in residue output, DAC adds 2 bits minimum.
- Injection bit scaling factor (2<sup>-k</sup>) must match to the sub-DAC unit elements.

## **Sub-DAC Injection – DAC Dither**



- In steady state, analog gain  $(G_1)$  and digital gain  $(G_1^{-1})$  cancel exactly.
- $2^{-k} \leq \frac{1}{4}$  to avoid overflow in residue output, DAC adds 2 bits minimum.
- Injection bit scaling factor (2<sup>-k</sup>) must match to the sub-DAC unit elements.

# **Signal-Dependent DAC Dither**



#### PRBS Injection Table

$V_{j}(V_{R})$	T = +1	T = -1
-1 → -¾	0	0
$-\frac{3}{8} \rightarrow -\frac{1}{8}$	0	V <sub>R</sub>
$-\frac{1}{8} \rightarrow \frac{1}{8}$	-1⁄2 V <sub>R</sub>	1⁄2 V <sub>R</sub>
$\frac{1}{8} \rightarrow \frac{3}{8}$	-V <sub>R</sub>	0
$_{3_{8}}^{3} \rightarrow 1$	0	0

- PRBS only injected when input falls within the shaded region.
- Extra comparators needed to instrument the SD dither.

Ref. [15]
#### **Opportunistic DAC Dither**



- When redundancy is not ample, blind injection requires large DR.
- Without additional comparators, detecting V<sub>th</sub> vicinity is difficult.

## **Exploiting Comparator Metastability**



- Comparator resolving time indicates proximity of input.
- Proximity detector also functions as metastability detector/resolver.

## 12b 160MS/s CMOS Prototype (40nm)



- (5b + 8b) synchronous two-step pipelined SAR architecture.
- First-stage capacitor weights identified w/ opportunistic DAC dither.



#### 300µm



#### 40nm low-leakage CMOS process (active area = 0.042mm<sup>2</sup>)

Ref. [16]

IN2P3, 5/20/15

#### **Measured ADC Dynamic Performance**



#### **Power Consumption**



• Total power is 4.96mW at 160MS/s operation.

# PRBS Test-Signal Injection (Input Injection)

#### **Direct Input Injection**



- Algorithm works reliant on the independence b/t input and T.
- Multi-parameter extraction is possible by Independent Component Analysis.

### Independent Component Analysis (ICA)



$$D_{o} = \alpha \cdot D_{1} + \beta \cdot D_{2} - k \cdot T$$

Only two parameters need to be identified.

Hérault-Jutten (HJ) stochastic de-correlation:

$$\begin{aligned} \alpha_{n+1} &= \alpha_n - \mu_\alpha \cdot g_1(D_o) \cdot g_2(T) \\ \beta_{n+1} &= \beta_n - \mu_\beta \cdot g_2(D_o) \cdot g_1(T) \end{aligned}$$

In our simulation, we picked  $g_1(x) = x$  and  $g_2(x) = x^3$ .

Ref. [17]

IN2P3, 5/20/15

## **Simulation Results**



- Typical learning pattern of the H-J algorithm
- Steady-state coefficient fluctuation causing low-level spurs

#### **ICA** extended to nonlinear treatment



Error model: 
$$V_o = f(V_i) \approx a_0 + a_1 V_i + a_2 V_i^2 + a_3 V_i^3 + \dots$$

Update equations:

$$b_{j}(n+1) = b_{j}(n) - \mu_{j} \cdot D_{o}^{j}(n) \cdot T(n)$$
 j=1,...,5

Ref. [17]

# An ICA Approach for SAR Calibration

**Digital Post-Processing** 



- ICA recovers 2X speed at the cost of slower convergence.
- <u>ALL</u> bit weights {w<sub>i</sub>} are learned simultaneously!

#### **Prototype SAR ADC w/ ICA**



## **Prototype SAR ADC w/ ICA**



IN2P3, 5/20/15

#### **Measurement Results**

Dynamic Performance



• Gear shifting helps stabilize the steady-state fluctuations.

# **Two-ADC Equalization**

## **Two-ADC Equalization Techniques**

#### Reference-ADC equalization

- Slow-Fast two-ADC architecture to accomplish accuracy and throughput simultaneously using adaptive equalization
- Two (different) ADC's needed, subject to skew error without SHA

#### • Split-ADC equalization

- Two almost identical ADC's employed for blind equalization
- Two ADC's needed, subject to skew error without SHA

#### • Offset double conversion (ODC)

- Self-equalization by digitizing every sample twice with opposite DC offsets injected to the input
- Single ADC with modified timing in background mode
- Conversion throughput halved in background mode

# Two-ADC Equalization (Reference-ADC)

### **Reference-ADC Equalization**



- Concept inspired by adaptive equalization in digital comm. receivers
- Divide-and-conquer approach to achieve analog speed and accuracy

## **EQZ of Time-Interleaved ADC Array**



• <u>ALL</u> paths are aligned to the unique ref. ADC after equalization.

### **Prototype 10-way TI-ADC Array**

#### Die photo

REF REF ADC THAS ADC 1-10		1 mm		

#### Performance Comparison (@ time of publication)

Time	CMOS Process	Speed [MS/s]	SFDR [dB]	FoM [fJ/step]
ISSCC06	0.13µm	600	43	220
ISSCC08	0.13µm	1250	48	480
VLSI08	65nm	800	58	280
ISSCC09	0.13µm	600	65	210

Ref. [5]

The 2009 DAC/ISSCC Student Design Contest Award

#### **ADC Array EQZ – Measured Spectra**



( $f_s = 600MS/s$ ,  $f_{in} = 7.8MHz$ ,  $A_{in} = 0.9FS$ , 16k samples)

# Two-ADC Equalization (Split-ADC)

## **Split-ADC Equalization**



- Blind equalization w/o reference possible by offsetting the RTFs
- Fast convergence due to zero-forcing equalization

# **Zero Forcing**



Error observation

Radix correction

Zero-forcing EQZ

# Two-ADC Equalization (Offset Double Conversion)

## **Offset Double Conversion (ODC) for SAR**

**Digital Post-Processing** 



- ODC enables zero-forcing self-equalization.
- <u>ALL</u> bit weights {w<sub>i</sub>} are learned simultaneously!



Is the transfer curve shift-invariant?



#### Is the transfer curve shift-invariant?



#### Is the transfer curve shift-invariant?



- Shift-invariant <u>ONLY</u> when the transfer curve is completely linear!
- Non-constant difference b/t D<sub>+</sub> and D<sub>-</sub> reveals bit weight information.

#### **Prototype SAR ADC w/ ODC**



#### Measurement ADC Spectra (BG Mode)



# **Convergence Time (BG Mode)**



22000 samples @ 22.5MS/s ≈ 1ms

## **Comparison with 12b ADCs**



# Summary of Dig. BG Cal. Techniques

Method	Parameter	Test signal	Injection point	<b>Reference</b> <sup>†</sup>
DNC + GEC	$\{  \beta_{j,k},  \alpha_{j,m}  \}$	multi PRBS	sub-DAC	[9,10,20-24]
Split capacitor	$\{\Delta_j\}$	1 PRBS	sub-DAC	[25,26]
Sigdep. dither	{ y <sub>j</sub> }	1 PRBS	sub-DAC	[15,16]
GEC + SA	{ y <sub>j</sub> }	2 PRBS	sub-ADC	[27,28]
Statistics	{ a <sub>j,m</sub> }	1 PRBS	sub-ADC	[29,30]
Fast GEC	{ γ <sub>j</sub> }	1 PRBS	sub-ADC	[31]
ICA	$\{ \gamma_{j} \}, \{ \alpha_{j,m} \}$	1 PRBS	input	[17,18,32,33]
Ref. ADC	$\{  \beta_{j,k},  \alpha_{j,m}  \}$	n/a	n/a	[5,11,12,34-36]
Virtual ADC	$\{ \beta_{j,k},  \alpha_{j,m} \}$	offset	sub-DAC	[37,38]
Split ADC	{ a <sub>j,m</sub> }	n/a	n/a	[13,39]
	$\{ \beta_{j,k},  \alpha_{j,m} \}$	n/a	n/a	[40]
ODC	{ γ <sub>j</sub> }	offset	input	[19]
	$\{\overline{\beta_{j,k}, \alpha_{j,m}}\}$	offset	input	[41]

<sup>†</sup>References are furnished at the end of the slides.
#### **Presentation Outline**

- Principles of Multistep A/D Conversion
- Architectural Redundancy
- Error Mechanisms and Digital-Domain Calibration
- Error-Parameter Identification
  - PRBS Test-Signal Injection (sub-ADC, sub-DAC, input)
  - Two-ADC Equalization (ref.-ADC, split-ADC, ODC)
- Energy Efficiency and Trend
  - Summary

# ADC Figure-of-Merit (FoM)

Walden FoM: 
$$FoM_{W} = \frac{P}{2 \cdot BW \cdot 2^{ENOB}} \begin{bmatrix} Joule \\ Conversion - Step \end{bmatrix}$$
  
"Energy Efficiency"  
Schreier FoM:  $FoM_{s} = 10log_{10} \begin{pmatrix} 2 \cdot BW \cdot 4^{ENOB} \\ P \end{pmatrix} [dB]$ 

P: power consumptionBW:  $min\{f_s/2, ERBW\}$ ENOB: effective number of bitsERBW: effective resolution BW

- Walden FoM is intuitive but penalizes noise/matching-limited designs.
- Schreier FoM is more fair to high dynamic range designs.

### **Performance, Efficiency, and Power**



# Performance–Efficiency (PE) Chart



## **PE Chart: Pipelined ADC (<2005)**



## PE Chart: Pipelined ADC (2005-2010)



## PE Chart: Pipelined ADC (2010-2013)



### PE Chart: SAR ADC (<2005)



## **PE Chart: SAR ADC (2005-2010)**



### **PE Chart: SAR ADC (2010-2013)**



#### PE Chart: Both ADCs (<2014)



#### PE Chart: Both ADCs (<2014)





#### Thank you for your attendance!

# Bibliography

- 1. W. R. Bennett, "Spectra of quantized signals," Bell Syst. Tech. J., vol. 27, pp. 446-472, Jul. 1948.
- 2. S. H. Lewis et al., "A 10-b 20-MS/s analog-to-digital converter," JSSC, vol. 27, Mar. 1992.
- F. Kuttner, "A 1.2-V 10-b 20-Msample/s nonbinary successive approximation ADC in 0.13-μm CMOS," in ISSCC, 2002.
- 4. C. C. Liu et al., "A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation," in ISSCC, 2010.
- 5. W. Liu et al., "A 600MS/s 30mW 0.13µm CMOS ADC Array Achieving Over 60dB SFDR with Adaptive Digital Equalization," in ISSCC, 2009.
- 6. T. Sun, A. Wiesbauer, and G. C. Temes, "Adaptive compensation of analog circuit imperfections for cascaded delta-sigma ADCs," in ISCAS, 1998.
- 7. P. Kiss et al., "Adaptive digital correction of analog errors in MASH ADC's—Part II: Correction using test-signal injection," TCAS2, vol. 47, Jul. 2000.
- 8. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital back-ground calibration technique for time-interleaved analog-to-digital converters," JSSC, vol. 33, Dec. 1998.
- 9. E. J. Siragusa and I. Galton, "Gain error correction technique for pipelined analogue-to-digital converters," Electronics Letters, vol. 36, 2000.
- 10. I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters," TCAS2, vol. 47, Mar. 2000.
- 11. X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-bit 20-MS/s pipelined ADC with nested digital background calibration," in CICC, 2003.
- 12. Y. Chiu, C. W. Tsang, B. Nikolic, and P. R. Gray, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," TCAS1, vol. 51, Jan. 2004.
- 13. J. McNeill, M.C.W. Coln, B. J. Larivee, ""Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," JSSC, vol. 40, Dec. 2005.
- 14. H. S. Fetterman et al., "CMOS pipelined ADC employing dither to improve linearity," in CICC, 1999.

# Bibliography

- 15. Y.-S. Shu and B.-S. Song, "A 15b linear, 20MS/s, 1.5b/stage pipelined ADC digitally calibrated with signaldependent dithering," in VLSI, 2006.
- 16. Y. Zhou, B. Xu, and Y. Chiu, "A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration," to appear in VLSI, 2014.
- 17. Y. Chiu, S.-C. Lee, and W. Liu, "An ICA framework for digital background calibration of analog-to-digital converters," Sampling Theory in Signal and Image Processing (STSIP), vol. 11, no. 2-3, 2012.
- 18. W. Liu, P. Huang, and Y. Chiu, "A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration," in CICC, 2012.
- 19. W. Liu, P. Huang, and Y. Chiu, "A 12bit 22.5/45MS/s 3.0mW 0.059mm<sup>2</sup> CMOS SAR ADC achieving over 90dB SFDR," in ISSCC, 2010.
- 20. P. C. Yu et al., "A 14b 40MS/s pipelined ADC with DFCA," in ISSCC, 2001.
- 21. E. J. Siragusa and I. Galton, "A digitally enhanced 1.8V 15b 40MS/s CMOS pipelined ADC," in ISSCC, 2004.
- 22. A. Panigada and I. Galton, "Digital background correction of harmonic distortion in pipelined ADCs," TCAS I, Sep. 2006.
- 23. A. Panigada and I. Galton, "A 130mW 100MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction," in ISSCC, 2009.
- 24. K. Nair and R. Harjani, "A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter," in ISSCC, 2004.
- 25. H.-C. Liu, Z.-M. Lee, and J.-T. Wu, "A 15b 20MS/s CMOS pipelined ADC with digital background calibration," in ISSCC, 2004.
- 26. J.-L. Fan, C.-Y. Wang, and J.-T. Wu, "A robust and fast digital background calibration technique for pipelined ADCs," TCAS I, Jun. 2007.
- 27. J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined ADC's with digital redundancy," TCAS II, Sep. 2003.

# **Bibliography**

- 28. J. Li et al., "0.9V 12mW 2MSPS algorithmic ADC with 81dB SFDR," in VLSI, 2004.
- 29. B. Murmann et al., "A 12b 75MS/s pipelined ADC using open- loop residue amplification," in ISSCC, 2003.
- 30. J. Keane et al., "Background interstage gain calibration technique for pipelined ADCs," TCAS I, Jan. 2005.
- 31. R. Massolini, G. Cesura, and R. Castello, "A fully digital fast convergence algorithm for nonlinearity correction in multistage ADC," TCAS II, May 2006.
- 32. S.-C. Lee, B. Elies, and Y. Chiu, "An 85dB SFDR 67dB SNDR 80SR 240MS/s SD ADC with nonlinear memory error calibration," in VLSI, 2012.
- 33. Y. Zhou and Y. Chiu, "Digital calibration of inter-stage nonlinear errors in pipelined SAR ADC," in MWSCAS, 2013.
- 34. C. Tsang et al., "Background ADC calibration in digital domain," in CICC, 2008.
- 35. D. Stepanovic and B. Nikolic, "A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS," in VLSI, 2012.
- 36. B. Xu and Y. Chiu, "Background calibration of time-interleaved ADC using direct derivative information," in ISCAS, 2013.
- 37. B. Peng et al., "A virtual-ADC digital background calibration technique for multistage A/D conversion," TCAS II, Nov. 2010.
- 38. B. Peng et al., "A 48-mW, 12-bit, 150-MS/s pipelined ADC with digital calibration in 65nm CMOS," in CICC, 2011.
- 39. J. McNeill et al., "Split-ADC digital background correction of open-loop residue amplifier nonlinearity errors in a 14b pipeline ADC," in ISCAS, 2007.
- 40. S. Sarkar, Y. Zhou and Y. Chiu, "PN-assisted deterministic digital calibration of split two-step ADC to over 14-bit accuracy," to appear in MWSCAS, 2014.
- 41. B. Peng et al., "An offset double conversion technique for digital calibration of pipelined ADCs," TCAS II, Dec. 2010.
- 42. B. Murmann, "ADC Performance Survey 1997-2013," [Online]: www.stanford.edu/~murmann/adcsurvey.html.